| |
|
 |
Motorola Semiconductor
|
| Part No. |
MC56F8037
|
| OCR Text |
...ip, th e processing power of a dsp and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. because of its low cost, configuration flexibility, a nd compact program co... |
| Description |
Digital Signal Controller
|
| File Size |
287.79K /
12 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
SAMSUNG SEMICONDUCTOR CO. LTD.
|
| Part No. |
S5T8610X01-Q0R0
|
| OCR Text |
...ec 2 preliminary block diagram dsp unit program rom data ram stack dsiu timing correction unit modem adc/dac interface unit 12bits adc 12bi...low) 35 hdata db host data 36 hclk di host interface clock 37 hweb di host read/write signal (r: hig... |
| Description |
DIGITAL CLP MODEM WITH ADPCM CODEC
|
| File Size |
245.84K /
27 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
79RC32355-133DHI 79RC32355-150DH 79RC32355-150DHI 79RC32355-180DH 79RC32355-180DHI 79RC32T355-133DH 79RC32T355-133DHI 79RC32T355-150DH 79RC32T355-150DHI IDT79RC32T355-180DH IDT79RC32T355-180DHI 79RC32T355180DHI 79RC32T355150DHI 79RC32T355133DHI 79RC32355150DHI IDT79RC32T355-133DHI IDT79RC32T355-150DH
|
| OCR Text |
...iv cache prefetch instruction ? dsp instructions ? mmu with 16-entry tlb ? 8kb instruction cache, 2-way set associative ? 2kb data cache, 2-...low sdram controller ? 2 memory banks, non-interleaved, 512 mb total ? 32-bit wide data path ? supp... |
| Description |
IDT Interprise Integrated Communications Processor 32-BIT, 133 MHz, RISC MICROCONTROLLER, PQFP208 IDT Interprise Integrated Communications Processor 32-BIT, 150 MHz, RISC MICROCONTROLLER, PQFP208 Communications Processor 32-BIT, 180 MHz, RISC PROCESSOR, PQFP208
|
| File Size |
601.36K /
47 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
79RC32351-100DH 79RC32351-133DH
|
| OCR Text |
...iv cache prefetch instruction ? dsp instructions ? mmu with 16-entry tlb ? 8kb instruction cache, 2-way set associative ? 2kb data cache, 2-...low ? 4 additional, auxiliary gpio pins can be configured as input or output sdram controller ? 2 m... |
| Description |
IDT Interprise Integrated Communications Processor IDT的洽谈会集成通信处理
|
| File Size |
557.32K /
42 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|