| |
|
 |
AMD Inc
|
| Part No. |
AM29BDD160G
|
| OCR Text |
...e: 75%/25% User-Defined x16 or x32 Data Bus Dual Boot Block -- Top and bottom boot in the same device Flexible sector architecture -- Eight 8 Kbytes, thirty 64 Kbytes, and eight 8 Kbytes sectors Manufactured on 0.17 m process technology... |
| Description |
(16 Megabit (1 M x 16-bit/512 K x 32-Bit) 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/ Wr
From old datasheet system
|
| File Size |
836.21K /
76 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Macronix 旺宏
|
| Part No. |
MX23L6430 23L6430
|
| OCR Text |
...0~RA12 , Col. address : CA0~CA7(x32) or CA0~CA8(x16) Row address Strobe Latch row addresses on the rising edge of the CLK with RAS low and enable row access Column address Strobe Latch column addresses on the rising edge of the CLK with CAS... |
| Description |
64M-Bit Synchronous Mask ROM
From old datasheet system
|
| File Size |
145.89K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
AMIC Technology, Corp.
|
| Part No. |
A67L7332SERIES A67L7336SERIES A67L8316SERIES A67L8318SERIES A67L7332E-4 A67L7332E-4.2 A67L7332E-4.5 A67L8318E-4.2 A67L8316E-4.2 A67L7336E-4.2 A67L7336E-4 A67L7336E-4.5 A67L8316E-4 A67L8318E-4 A67L8318E-4.5
|
| OCR Text |
...escription lqfp (x16/x18) lqfp (x32/x36) 37 36 35,34,33,32, 100,99,82,81, 44,45,46,47, 48,49,50 80 37 36 35,34,33,32, 100,99,82,81, 44,45,46,47, 48,49,50 a0 a1 a2 - a16 a17 synchronous address inputs : these inputs are registered and must m... |
| Description |
Cycle time:7ns; access time:4.5ns; 256K x 16 LVTTL, pipelined DBA SRAM
Cycle time:7ns; access time:4ns; 256K x 16 LVTTL, pipelined DBA SRAM
Cycle time:7ns; access time:4.2ns; 256K x 16 LVTTL, pipelined DBA SRAM
Cycle time:7ns; access time:4.2ns; 128K x 32 LVTTL, pipelined DBA SRAM
Cycle time:7ns; access time:4ns; 128K x 32 LVTTL, pipelined DBA SRAM
256K X 16/18. 128K X 32/36 LVTTL. Pipelined DBA SRAM 256 × 16/18128K的X 32/36 LVTTL等级。流水线数据库管理员的SRAM
256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
Cycle time:7ns; access time:4.5ns; 128K x 32 LVTTL, pipelined DBA SRAM
Cycle time:7.5ns; access time:4.2ns; 128K x 32 LVTTL, pipelined DBA SRAM
Cycle time:8.5ns; access time:4.5ns; 128K x 32 LVTTL, pipelined DBA SRAM
|
| File Size |
384.78K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
