| |
|
 |
ICS
|
| Part No. |
ICS8735-31
|
| OCR Text |
...t Input Input Input Input Input pulldown Determines output divider values in Table 3. LVCMOS interface levels. pulldown Determines output divider values in Table 3. LVCMOS interface levels. pulldown Non-inver ting differential clock input. ... |
| Description |
From old datasheet system
Low Skew, Low Jitter 1-to-5, Differential-to-Zero Delay LVPECL Clock Generator (P)
|
| File Size |
181.09K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
ICS
|
| Part No. |
ICS8735-31I ICS8735I-31 ICS8735AYI-31LF ICS8735AYI-31T
|
| OCR Text |
...t Input Input Input Input Input pulldown Determines output divider values in Table 3. LVCMOS interface levels. pulldown Determines output divider values in Table 3. LVCMOS interface levels. pulldown Non-inver ting differential clock input. ... |
| Description |
8735 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 7 X 7 MM, 1.40 MM HEIGHT, LQFP-32
8735 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-32
Low Skew, Low Jitter 1-to-5, Differential-to-Zero Delay LVPECL Clock Generator (P)
From old datasheet system
|
| File Size |
172.74K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8735-21
|
| OCR Text |
... Power Input Input Input Unused pulldown Non-inver ting differential clock input. Inver ting differential clock input. Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outpus Q to go low and the in... |
| Description |
From old datasheet system
Low Skew, 1-to-1, Differential-to-LVPECL Clock Generator
|
| File Size |
182.37K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
