| |
|
 |
First Components Intern...
|
| Part No. |
FC7496L
|
| OCR Text |
... minimum volume vol ctrl < 0.5v 80 db bw 0.6 mhz absolute maximum ratings symbol parameter value unit v s dc supply voltage 26 v v in maximu...6k 6k 1k 1k 30k 30k svr 20k 20k v s v s v s out l out r 100 m a pin: svr fc7496l pin description fc ... |
| Description |
FC7496L 2W 2W AMPLIFIER WITH DC VOLUME CONTROL
|
| File Size |
122.81K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Techn...
Integrated Circuit Syst...
|
| Part No. |
9DBV0731
|
| OCR Text |
...t must be monotonic from 20% to 80% of input swing. 3 time from deassertion until outputs are >200 mv 4 for v ddsmb < 3.3v, v ilsmb <= 0.35v ddsmb 5 for v ddsmb < 3.3v, v ihsmb >= 0.65v ddsmb 6 dif_in input 7 the differential input cl... |
| Description |
Spread Spectrum tolerant
Spread Spectrum tolerant; allows reduction of EMI
|
| File Size |
200.16K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
|
| Part No. |
9DBV0741
|
| OCR Text |
...t must be monotonic from 20% to 80% of input swing. ambient operating temperature input current capacitance 3 time from deassertion until outputs are >200 mv 4 for v ddsmb < 3.3v, v ilsmb <= 0.35v ddsmb 5 for v ddsmb < 3.3v, v ihsmb ... |
| Description |
Integrated terminations; save 28 resistors compared to standard HCSL outputs
|
| File Size |
152.78K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
Integrated Device Techn...
|
| Part No. |
9DBU0231
|
| OCR Text |
...t must be monotonic from 20% to 80% of input swing. ambient operating temperature input current input frequency capacitance t amb 3 time from deassertion until outputs are >200 mv 4 for v ddsmb < 3.3v, v ihsmb >= 0.8xv ddsmb 5 dif_in i... |
| Description |
slew rate for each output
HCSL compatible differential input
|
| File Size |
291.09K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
Integrated Circuit Syst...
|
| Part No. |
9DBU0241
|
| OCR Text |
...t must be monotonic from 20% to 80% of input swing. 3 time from deassertion until outputs are >200 mv 4 for v ddsmb < 3.3v, v ihsmb >= 0.8xv ddsmb 5 dif_in input 6 the differential input clock must be running for the smbus to be active a... |
| Description |
HCSL-compatible differential input
slew rate for each output
|
| File Size |
292.60K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
