| |
|
 |
Renesas Technology / Hitachi Semiconductor
|
| Part No. |
HN27C1024HCC
|
| OCR Text |
65536-word x 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C1024H series is a 1-Mbit (64kword x 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new advanced fine process technique, the HN27C1024H... |
| Description |
65536-word x 16-bit CMOS UV Erasable and Programmable ROM
|
| File Size |
90.09K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sanyo Electric
|
| Part No. |
LC863332B LC863328B LC863348B
|
| OCR Text |
...s
(1) Read-Only Memory (ROM) : 65536 40960 24576 16128 512 384 128 352 x x x x x x x x 8 8 8 9 8 8 8 8 bits bits bits bits / 57344 x 8 bits...word) Display area : 36 words x 8 lines Control area : 8 words x 8 lines - Characters Up to 252 kind... |
| Description |
(LC8633xxB) 8-Bit Single Chip Microcontroller
|
| File Size |
1,049.00K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
Panasonic
|
| Part No. |
MN101C49
|
| OCR Text |
...rrupt source **************** 1/65536, 1/262144, 1/1048576 of system clock frequency DMA controller (automatic data transfer) Max. Transfer ...word transfer, burst transfer
Serial Interface
Serial 0 : synchronous type/UART (full-duplex) ... |
| Description |
Microcomputers / Controllers
|
| File Size |
112.11K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Matsshita / Panasonic
PANASONIC[Panasonic Semiconductor]
|
| Part No. |
MN101E01M MN101E01L MN101E01K
|
| OCR Text |
...rrupt source **************** 1/65536, 1/262144, 1/1048576, 1/4194304 of system clock frequency DMA controller (automatic data transfer) Max...word transfer, burst transfer
Serial Interface
Serial 0 : synchronous type/UART (full-duplex) ... |
| Description |
MN101E01K
QFP100-P-1818B(Pb Free)
From old datasheet system
|
| File Size |
367.36K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronics
|
| Part No. |
K5D5657ACM-F015
|
| OCR Text |
...ND flash ARRAY (512 + 16)Byte x 65536
IO0 to IO7
page Register & S/A Y-Gating Command Register I/O Buffers & Latches Control Logic & Hig...word-level addressing: column address, low row address and high row address, in that order. Page Rea... |
| Description |
MCP / 256Mb NAND and 256Mb Mobile SDRAM
|
| File Size |
1,313.17K /
74 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
