| |
|
 |
Fujitsu
|
| Part No. |
MB85RC64
|
| OCR Text |
...the tw o-wire serial interface. unlike sram, the mb85rc64 is able to retain data without using a data backup battery. the read/write endurance of the nonvolatile memory cells used for the mb85rc6 4 has improved to be at least 10 10 cycle... |
| Description |
64 K (8 K x 8) Bit I2C
|
| File Size |
168.64K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
GSI Technology, Inc.
|
| Part No. |
GS8662T09E-333
|
| OCR Text |
... body?1 mm bump pitch notes: 1. unlike the x36 and x18 versions of this dev ice, the x8 and x9 versions do not give the user access to a0. sa0 is set to 0 at the beginning of each access. 2. mcl = must connect low
gs8662t08/09/18/36e-3... |
| Description |
72Mb SigmaCIO DDR-II Burst of 2 SRAM 8M X 9 DDR SRAM, 0.45 ns, PBGA165
|
| File Size |
609.38K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
GSI Technology, Inc.
|
| Part No. |
GS8662R09E-167I GS8662R09GE-167I GS8662R18GE-333I GS8662R09GE-333I GS8662R18E-333I GS8662R36GE-333I GS8662R08GE-333I GS8662R09E-250I GS8662R08GE-167I GS8662R08GE-250 GS8662R08E-167I GS8662R08E-300I GS8662R18GE-200 GS8662R18E-250 GS8662R18GE-250I GS8662R18E-300
|
| OCR Text |
... body?1 mm bump pitch notes: 1. unlike the x36 and x18 versions of this device, the x8 and x9 versions do not give the user access to a0 and a1. sa0 and sa1 are set to 0 at the beginning of each access. 2. mcl = must connect low prelimi... |
| Description |
72Mb SigmaCIO DDR-II Burst of 4 SRAM 8M X 9 DDR SRAM, 0.5 ns, PBGA165
72Mb SigmaCIO DDR-II Burst of 4 SRAM 4M X 18 DDR SRAM, 0.45 ns, PBGA165
72Mb SigmaCIO DDR-II Burst of 4 SRAM 8M X 9 DDR SRAM, 0.45 ns, PBGA165
72Mb SigmaCIO DDR-II Burst of 4 SRAM 2M X 36 DDR SRAM, 0.45 ns, PBGA165
72Mb SigmaCIO DDR-II Burst of 4 SRAM 8M X 8 DDR SRAM, 0.45 ns, PBGA165
72Mb SigmaCIO DDR-II Burst of 4 SRAM 8M X 8 DDR SRAM, 0.5 ns, PBGA165
|
| File Size |
938.57K /
37 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
