| |
|
 |
holtek
|
| Part No. |
HT95C200 HT95C400 HT95C30P HT95C300
|
| OCR Text |
... frequency divider (PFD) * Dual system clock: 32768Hz, 3.58MHz * Four operating modes: Idle mode, Sleep mode,
8-Bit CID Type Phone Contro...SK D ecoder
DTM .
D ia le r I/O
T IP R IN G RDET1 R T IM E
Power S u p p ly
Low B a t... |
| Description |
8-Bit CID Type Phone Controller MCU
|
| File Size |
488.88K /
51 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sanyo
|
| Part No. |
LC72720M LC72720
|
| OCR Text |
System LSI
Preliminary Overview
The LC72720 and LC72720M are single-chip system LSIs that implement the signal processing required by the ...SK detection output, error block count output) Block synchronization detection output RDS detection ... |
| Description |
CMOS LSI
|
| File Size |
302.71K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sanyo
|
| Part No. |
LC72720YV LC72720Y
|
| OCR Text |
System IC
Overview
The LC72720Y and LC72720YV are single-chip system ICs that implement the signal processing required by the European B...SK detection output, error block count output) Block synchronization detection output RDS detection ... |
| Description |
FMSS (DARC) and RDS Devices: RDS/RBDS single-chip signal processing
Single-Chip RDS Signal-Processing System IC
CMOS IC
|
| File Size |
105.73K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8725-01
|
| OCR Text |
...n be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the in...sk(o) t jit(cc) t jit(O) tL t R / tF Parameter Output Frequency Propagation Delay; NOTE 1 Static Pha... |
| Description |
1-to-5 HSTL Clock Generator/ Zero Delay Buffer. VOHmax=1.4.
From old datasheet system
|
| File Size |
175.74K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8725I-01 ICS8725-01I
|
| OCR Text |
...n be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the in...sk(o) t jit(cc) t jit(O) tL tR / tF tPW Parameter Output Frequency Propagation Delay; NOTE 1 Static ... |
| Description |
1:5 Differential-to-HSTL Clock Generator
From old datasheet system
|
| File Size |
266.68K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sanyo
|
| Part No. |
LA2230M LA2230 1437
|
| OCR Text |
...nce, cost-effective RDS decoder system with group/block synchronization and error detection/correction can be built using an LC7070 series d...SK identification outputs. * 5V supply. * 24-pin DIP (LA2230) and 24-pin MFP (LA2230M)
0.81
1.... |
| Description |
Monolithic Linear IC
From old datasheet system
|
| File Size |
120.31K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Macronix 旺宏
|
| Part No. |
MX98725 98725AP
|
| OCR Text |
...WARE DESIGN CONSIDERATIONS
3.1 SYSTEM APPLICATION BLOCK DIAGRAM A system block diagram for the MX98725 based Fast Ethernet adapter card is ...SK (EECK), DI (EEDI) and DO (EEDO) respectively. The contents of the EEPROM include the ID informati... |
| Description |
APPLICATION NOTE
From old datasheet system
|
| File Size |
159.21K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
