| |
|
 |
ICS
|
| Part No. |
9LPRS365
|
| OCR Text |
...of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request Pin, the PCI output must first be disabled in byte 2, bit 0 of SMBus address space . After the PCI output is disabled (high-Z), the pin can then be set to... |
| Description |
Search --To ICS9LPRS365
|
| File Size |
663.89K /
27 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
9DBU0541AKLF 9DBU0541AKILF 9DBU0541AKLFT 9DBU0541-17
|
| OCR Text |
...k management, and 3 selectable smbus addresses. recommended application 1.5v pcie gen1-2-3 fanout buffer (fob) output features ? 5 1?167mhz low-power (lp) hcsl dif pairs with z o =100 ? key specifications ? dif additive cycle-to-cycle ... |
| Description |
5-Output 1.5V PCIe Gen1-2-3 Fanout Buffer with Zo=100ohms
|
| File Size |
215.11K /
17 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Circuit Syst... Integrated Device Techn...
|
| Part No. |
9DBU0631
|
| OCR Text |
...ck management and 3 selectable smbus addresses. recommended application 1.5v pcie gen1-2-3 zero delay/fanout buffer (zdb/fob) output features ? 6 ? 1-167mhz low-power (lp) hcsl dif pairs key specifications ? dif cycle-to-cycle jitter <50p... |
| Description |
slew rate for each output HCSL-compatible differential input
|
| File Size |
220.84K /
17 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
6V49205B
|
| OCR Text |
...utputs. 46 sclk in clock pin of smbus circuitry. 47 sdata i/o data pin for smbus circuitry. 48 vddref pwr ref, xtal power supply, nominal 3.3v
freescale p10xx and p20xx system clock w/selectable d dr frequency 4 revision p 08/10/15 6v... |
| Description |
Industrial temperature range operation
|
| File Size |
333.15K /
16 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
9FGV0841AKLIFT
|
| OCR Text |
... to spread off and 2 selectable smbus addresses. recommended application 1.8v pcie gen1-2-3 clock generator output features ? 8 - 100mhz low-power (lp) hcsl dif pairs w/zo=100 ? ? 1 - 1.8v lvcmos ref output w/wake-on-lan (wol) support key ... |
| Description |
8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
|
| File Size |
276.16K /
17 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|