| |
|
 |
IDT
Integrated Device Technology, Inc.
|
| Part No. |
IDT72291 IDT72281L IDT72291L IDT72281L15TF8
|
| OCR Text |
... flag can default to one of two preselected offsets ? ? ? ? ? program partial flags by either serial or parallel means ? ? ? ? ? select idt standard timing (using ef and ff flags) or first word fall through timing (using or and ir f... |
| Description |
64K x 9 SuperSync FIFO, 5.0V
CMOS SuperSync FIFO
|
| File Size |
267.89K /
26 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT72V281 IDT72V281L15PF
|
| OCR Text |
... flag can default to one of two preselected offsets ? ? ? ? ? program partial flags by either serial or parallel means ? ? ? ? ? select idt standard timing (using ef ef ef ef ef and ff ff ff ff ff flags) or first word fall through timin... |
| Description |
Octal D-type flip-flop; positive edge-trigger; 3-state
3.3 VOLT CMOS SuperSync FIFOTM 64K X 9 OTHER FIFO, 10 ns, PQFP64
|
| File Size |
244.88K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT72V7260 IDT72V7240 IDT72V7230L IDT72V7270L15BB IDT72V7260L IDT72V7260L10 IDT72V7260L10BB IDT72V7260L15
|
| OCR Text |
...lag can default to one of eight preselected offsets ? ? ? ? ? selectable synchronous/asynchronous timing modes for almost- empty and almost-full flags ? ? ? ? ? program programmable flags by either serial or parallel means ? ? ? ? ? select ... |
| Description |
Precision S-Video Filter with Summed Composite Output, Sound Trap and Group Delay Compensation; Package: SOIC; No of Pins: 8; Container: Rail
Selectable YPbPr HD/SD 4:2:2 Video Filter Driver with Y, C and Composite Outputs; ; No of Pins: 28; Container: Tape & Reel
Triple Video Drivers with Selectable HD Progressive SD Bypass Filters; ; No of Pins: 20; Container: Tape & Reel 8K X 72 OTHER FIFO, 10 ns, PBGA256
Selectable YPbPr HD/SD 4:2:2 Video Filter Driver with Y, C and Composite Outputs; ; No of Pins: 28; Container: Rail 3.3伏高密度SUPERSYNC2位的FIFO
3.3 VOLT HIGH-DENSITY SUPERSYNC II 72-BIT FIFO
Precision S-Video Filter with Summed Composite Output, Sound Trap and Group Delay Compensation; Package: SOIC; No of Pins: 8; Container: Tape & Reel
|
| File Size |
444.50K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas
|
| Part No. |
HA16103FPJ
|
| OCR Text |
...hen input pulses are not at the preselected frequency (at either a higher or lower frequency). the rc characteristic of the bandpass filter may be set with external components rf and cf. equation 3 specifies how to determine the minimum pul... |
| Description |
ASSP>ICs for System Monitor>Watch Dog Timers (ASSP)
|
| File Size |
148.93K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
IDT
|
| Part No. |
IDT72V14320L10BBI IDT72V14320L10BBI8 IDT72V15320L10BBI8 IDT72V17320L10BBI8 IDT72V17320L10PFI8 IDT72V18320L10BBI8 IDT72V19320L10PFI IDT72V15320L10PFI8 IDT72V16320L10PFI IDT72V19320L10BBI IDT72V19320L10PFI8 IDT72V14320L10PFI IDT72V14320L10PFI8 IDT72V16320L10BBI IDT72V16320L10PFI8 IDT72V18320L10PFI8 IDT72V19320L10BBI8 IDT72V16320L10BBI8 IDT72V18160 IDT72V18160L10PFI8 IDT72V16160L10PFI IDT72V16160L10PFI8 IDT72V17160L10PFI8 IDT72V15320
|
| OCR Text |
...lag can default to one of eight preselected offsets ? ? ? ? ? program programmable flags through serial input ? ? ? ? ? output enable puts data outputs into high impedance state ? ? ? ? ? jtag port, provided for boundary scan function (pbga... |
| Description |
3.3V MULTIMEDIA FIFO 16 BIT V-III, 32 BIT Vx-III FAMILY UP TO 1 Mb DENSITY
16K x 16 Multimedia FIFO, 3.3V
8K x 16 Multimedia FIFO, 3.3V
32K x 16 Multimedia FIFO, 3.3V
4K x 32 Multimedia FIFO, 3.3V
32K x 32 Multimedia FIFO, 3.3V
16K x 32 Multimedia FIFO, 3.3V
8K x 32 Multimedia FIFO, 3.3V
1K x 32 Multimedia FIFO, 3.3V
|
| File Size |
235.89K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
