|
|
|
SMSC[SMSC Corporation]
|
Part No. |
FDC37C78
|
OCR Text |
...determine the I/O address to be accessed during nIOR and nIOW cycles. These bits are latched internally by the leading edge of nIOR and nIOW. This active high output is the DMA request for byte transfers of data between the host and the chi... |
Description |
Floppy Disk Controller
|
File Size |
413.12K /
82 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT[Integrated Device Technology]
|
Part No. |
IDT79R3500
|
OCR Text |
...to 256kBs each. Both caches are accessed during a single CPU cycle. All cache control is on-chip. * On-Chip Memory Management Unit--A fully-associative, 64-entry Translation Lookaside Buffer (TLB) provides fast address translation for virtu... |
Description |
RISC CPU PROCESSOR RISCore⑩
|
File Size |
141.98K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|