| |
|
 |
SIEMENS AG
|
| Part No. |
SLA24C64
|
| OCR Text |
...ny time end a read operation by releasing the sda line (no ack) followed by a stop condition. data transfer data must change only during low scl state, data remains valid on the sda bus during high scl state. nine clock pulses are required ... |
| Description |
64 Kbit (8192 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(64K(8192 ×8 串行CMOS-EEPROM(带有IIC同步2线控)
|
| File Size |
286.00K /
28 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Infineon
|
| Part No. |
SLA24C164-D
|
| OCR Text |
...ny time end a read operation by releasing the sda line (no ack) followed by a stop condition. data transfer data must change only during low scl state, data remains valid on the sda bus during high scl state. nine clock pulses are required ... |
| Description |
CMOS EEPROM I2C/Page Protection Mode
|
| File Size |
253.59K /
24 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|