|
|
| |
|
 |
Bel Fuse Inc.
http://
Bel Fuse, Inc.
|
| Part No. |
3AG8-R 2JS2-R 3JS2-R 2JS2.5-R 3JS2.5-R 2JS200-R 3JS200-R 2JS250-R 3JS250-R 3AG3-R 3AG3.5-R 3AG300-R 3AP200-R 3AP300-R 3AG5-R 3AG160-R 3AG12-R 3AG125-R 2JS1-R 3JS1-R 2JS1.25-R 3JS1.25-R 2JS1.5-R 3JS1.5-R 2JS100-R 3JS100-R 2JS3-R 3JS3-R 2JS3.5-R 3JS3.5-R 2JS30-R 3JS30-R 2JS125-R 3JS125-R 3AG200-R 3AG6-R 3AG7-R 3AG750-R 3AP750-R 2JS40-R 3JS40-R 3AP125-R 2JS350-R 3JS350-R 3AG1.25-R 3AP500-R 2JS6-R 3JS6-R 2JS600-R 3JS600-R 3AP250-R 3AG4-R 3AG400-R 2JS5-R 3JS5-R 2JS500-R 3JS500-R 3AP12-R 3AG250-R 2JS150-R 3JS150-R 2JS800-R 3JS800-R 3AP5-R JS1.5-R 3AP7-R 3AG2-R 3AG2.5-R 3AG350-R 2JS7-R 3JS7-R 2JS700-R 3JS700-R 2JS750-R 3JS750-R 3AP1.6-R 3AP15-R JS1.25-R 3AP1.25-R 3AG100-R 3AG500-R 3AG1.6-R 3AG1-R 3AP350-R 3AP3.5-R 3AP4-R 3AP2.5-R 2JS4-R 3JS4-R 3AP100-R 3AP10-R 3AP160-R 3AP3-R 3AP400-R 3AP1-R 3AP2-R 3AP6-R 3AP8-R 3AG10-R 3AG15-R 3JS300-R
|
| Description |
Time-lag Fuse Series
Fuses, RoHS 1.5A 350V SLOW 2AG TIME LAG BLOW ELECTRIC FUSE, 1.5A, 350VAC, 140VDC, 100A (IR), INLINE/HOLDER
Fuses, RoHS 2.5A 350V SB 2AG LEADED TIME LAG BLOW ELECTRIC FUSE, 2.5A, 350VAC, 140VDC, 100A (IR), THROUGH HOLE
Fuses, RoHS 100mA 350V SLOW 2AG TIME LAG BLOW ELECTRIC FUSE, 0.1A, 350VAC, 140VDC, 100A (IR), INLINE/HOLDER
Fuses, RoHS 300mA 350V SB 2AG LEADED TIME LAG BLOW ELECTRIC FUSE, 0.3A, 350VAC, 140VDC, 100A (IR), THROUGH HOLE
Fuses, RoHS 1.25A 350V SLOW 2AG
Time-lag Fuse Series
|
| File Size |
473.35K /
2 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Renesas Electronics Corporation.
Renesas Electronics, Corp.
|
| Part No. |
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M38232G4-XXXFP M38232G4-XXXHP M38233G4-XXXFP M38233G4-XXXHP M38234G4-XXXFP M38234G4-XXXHP M38235G4-XXXFP M38230G6-XXXFP M38230G6-XXXHP M38231G6-XXXFP M38231G6-XXXHP M38232G6-XXXFP M38232G6-XXXHP M38233G6-XXXFP M38233G6-XXXHP M38234G6-XXXFP M38234G6-XXXHP M38235G6-XXXFP M38235G6-XXXHP M38236G6-XXXHP M38237G6-XXXFP M38237G6-XXXHP M38238G6-XXXFP M38230G7-XXXFP M38230G7-XXXHP M38231G7-XXXFP M38231G7-XXXHP M38232G7-XXXFP M38232G7-XXXHP M38233G7-XXXFP M38233G7-XXXHP M38234G7-XXXFP M38234G7-XXXHP M38235G7-XXXFP M38235G7-XXXHP M38236G7-XXXFP M38236G7-XXXHP M38237G7-XXXFP M38237G7-XXXHP M38238G7-XXXFP M38238G7-XXXHP M38239G7-XXXFP M38239G7-XXXHP M38230G8-XXXFP M38230G8-XXXHP M38231G8-XXXFP M38231G8-XXXHP M38232G8-XXXFP M38232G8-XXXHP M38233G8-XXXFP M38233G8-XXXHP M38234G8-XXXFP M38234G8-XXXHP M38235G8-XXXFP M38235G8-XXXHP M38236G8-XXXFP M38236G8-XXXHP M38237G8-XXXFP M38237G8-XXXHP M38238G8-XXXFP M38238G8-XXXHP M38230GA-XXXFP M38230GA-XXXHP M38231GA-XXXFP M38231GA-XXXHP M38232GA-XXXFP M38232GA-XXXHP M38233GA-XXXFP M38233GA-XXXHP M38234GA-XXXFP M38234GA-XXXHP M38235GA-XXXFP M38235GA-XXXHP M38236GA-XXXFP M38236GA-XXXHP M38237GA-XXXFP M38237GA-XXXHP
|
| Description |
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
| File Size |
901.80K /
76 Page |
View
it Online |
Download Datasheet |
|
Bom2Buy.com
Price and Availability
|
