| |
|
 |
Integrated Device Techn...
|
| Part No. |
82V3399BNLG
|
| OCR Text |
...mhz, 125 mhz and 156.25 mhz for cmos outputs ? includes 25.78125 mhz, 128.90625 mhz, 161.1328125 mhz, for cmos outputs ? includes 25 mhz,125...sync input signal, and a 2 khz or 8 khz frame sync output signal ? provides a 1pps sync input signal... |
| Description |
Synchronization Management WAN PLL and Clock Generatiion for IEEE-1588
|
| File Size |
48.75K /
5 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Microchip
|
| Part No. |
RN52-I/RM
|
| OCR Text |
...ull-up resistor i/o 14 uart_rts cmos output, tri-state, with weak internal pull-up uart request to send active low output 15 uart_cts cmos ...sync bidirectional with weak internal pull down synchronous data sync; ws (i 2 s) output 26 pcm_clk... |
| Description |
Bluetooth Module
|
| File Size |
357.33K /
26 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Vishay Intertechnology
|
| Part No. |
SIC711CD10
|
| OCR Text |
...idth Modulator (PWM)
This is a CMOS compatible logic input that receives the drive signals from the controller circuit. The PWM signal drives the buck switch.
New Product
SYNC Pin for Pre-Bias Start-Up
The low side MOSFET can be ind... |
| Description |
Fast Switching MOSFETs With Integrated Driver From old datasheet system
|
| File Size |
215.63K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
82P33724
|
| OCR Text |
... 59 sonet/sdh/ los3 i pull-down cmos sonet/sdh: sonet / sdh frequency selection during reset, this pin determines the default value of the i...sync input, and in this case a 2 khz, 4 khz, 8 khz, or 1pps signal can be input on this pin. 33 3... |
| Description |
Port Synchronizer for IEEE 1588 and Synchronous Ethernet
|
| File Size |
232.45K /
13 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Freescale (Motorola)
|
| Part No. |
MC88LV915T
|
| OCR Text |
...a drive (equal high and low) at cmos levels, and can drive either cmos or ttl inputs. all inputs are ttllevel compatible. 88ma i ol /i oh ...sync input timing requirements symbol parameter minimum maximum unit t rise/fall sync input rise/fal... |
| Description |
LOW SKEW CMOS PLL CLOCK DRIVER
|
| File Size |
289.35K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|