mcr pdf Datasheet P11 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : EDZ36B TK71521S AZ3843 LPC11U10 SC250N 2Q128 LM339AA AT45D
	Product Description
	Full Text Search

mcr Datasheet PDF File

For mcr Found Datasheets File :: 539 Search Time::5.234ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |

				Exar Corporation
Part No.	ST16C255004
OCR Text	...hrough the software setting of mcr[3]. inta is set to the active mode and op2a# out - put to a logic 0 when mcr[3] is set to a logic 1. inta is set to the three state mode and op2a# to a logic 1 when mcr[3] is set to a logic 0 (default)....
Description	2.97V TO 5.5V DUART WITH 16-BYTE FIFO
File Size	391.25K / 39 Page	View it Online	Download Datasheet

				INTERSIL[Intersil Corporation]
Part No.	IS82C52Z MR82C52_B 82C52 82C52_06 85015013A 8501501XA CS82C52 CS82C5296 CS82C52Z ID82C52 IP82C52 IS82C52 MD82C52_B CP82C52Z
OCR Text	... in the Modem Control Register (mcr). This signal is cleared (high) by writing a logic 0 in the DTR bit in the mcr or whenever a reset (RST = high) is applied to the 82C52. REQUEST TO SEND: The RTS signal can be set (low) by writing a logic...
Description	CMOS SERIAL CONTROLLER INTERFACE
File Size	385.31K / 20 Page	View it Online	Download Datasheet

				Exar Corporation
Part No.	XR20M1280 XR20M1280IL40-F XR20M1280IL40TR-F
OCR Text	...eive interface is enabled when mcr[6] = 0. in this mode, the tx signal will be a logic 1 during reset or idle (no data). infrared irda transmit and receive interfac e is enabled when mcr[6] = 1. in the infrared mode, the inactive state...
Description	I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
File Size	512.37K / 63 Page	View it Online	Download Datasheet

				Intersil
Part No.	CD82C52 8501501XA
OCR Text	... in the Modem Control Register (mcr). This signal is cleared (high) by writing a logic 0 in the DTR bit in the mcr or whenever a reset (RST = high) is applied to the 82C52. REQUEST TO SEND: The RTS signal can be set (low) by writing a logic...
Description	CMOS Serial Controller Interface
File Size	259.96K / 20 Page	View it Online	Download Datasheet

				Exar Corporation
Part No.	XR16V2752 XR16V2752IL32 XR16V2752IJ
OCR Text	...ceive interface is enabled when mcr[6] = 0. In this mode, the TX signal will be HIGH during reset or idle (no data). Infrared IrDA transmit and receive interface is enabled when mcr[6] = 1. In the Infrared mode, the inactive state (no data)...
Description	HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
File Size	394.57K / 51 Page	View it Online	Download Datasheet

				EXAR[Exar Corporation]
Part No.	XR16C2450IP XR16C2450IM XR16C2450IJ XR16C2450
OCR Text	...through the software setting of mcr[3]. INTA is set to the active mode and OP2A# output to a logic 0 when mcr[3] is set to a logic 1. INTA is set to the three state mode and OP2A# to a logic 1 when mcr[3] is set to a logic 0 (default). UART...
Description	2.97V TO 5.5V DUART
File Size	318.66K / 31 Page	View it Online	Download Datasheet

				Exar Corporation
Part No.	XR16C2550 XR16C2550IJ XR16C2550IM XR16C2550IP
OCR Text	...through the software setting of mcr[3]. INTA is set to the active mode and OP2A# output to a logic 0 when mcr[3] is set to a logic 1. INTA is set to the three state mode and OP2A# to a logic 1 when mcr[3] is set to a logic 0 (default). See ...
Description	2.97V TO 5.5V DUART WITH 16-BYTE FIFO
File Size	372.31K / 38 Page	View it Online	Download Datasheet

				Exar Corporation
Part No.	XR16C2552 XR16C2552IJ
OCR Text	..., the MF# pin is a logic 0 when mcr bit-3 is set to a logic 1 (see mcr bit-3). mcr bit-3 defaults to a logic 0 condition after a reset or power-up. 2) BAUDOUTA# - When BAUDOUTA# function is selected, the 16X Baud rate clock output is availa...
Description	2.97V TO 5.5V DUAL UART WITH 16-BYTE FIFO
File Size	392.53K / 36 Page	View it Online	Download Datasheet

				EXAR[Exar Corporation]
Part No.	XR16C864 XR16C864IQ XR16C864CQ
OCR Text	...through the software setting of mcr[3]. INTA is set to the active mode when mcr[3] is set to a logic 1. INTA is set to the three state mode when mcr[3] is set to a logic 0 (default). See mcr[3]. When 16/68# pin is at logic 0 for Motorola bu...
Description	2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
File Size	309.36K / 51 Page	View it Online	Download Datasheet

For mcr Found Datasheets File :: 539 Search Time::5.234ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |