| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
8N3PGDAMBKI-025LF 8N3PGDAMBKI-025LFT
|
| OCR Text |
...ed for normal operation. lvcmos/lvttl interface levels. 2 reserved reserve reserved pin. 3v ee power negative supply pin. 4 nclk input pullup/ pulldown inverting differential clock input. v cc /2 default when left floating 5 clk input pulld... |
| Description |
LOW SKEW CLOCK DRIVER, PBCC10 5 X 7 MM, 1 MM HEIGHT, ROHS COMPLIANT, VFQFN-10
|
| File Size |
673.49K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mitsubishi Electric Corporation
Mitsubishi Electric, Corp.
|
| Part No. |
M5M4V64S30ATP-8L M5M4V64S30ATP-8A
|
| OCR Text |
... x 8-bit synchronous dram, with lvttl interface. all inputs and outputs are referenced to the rising edge of clk. the m5m4v64s30atp achieves very high speed data rate up to 125mhz, and is suitable for main memory or graphic memory in compu... |
| Description |
Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 64M号（4银行097152字8位）同步DRAM
|
| File Size |
1,089.25K /
51 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi Electric Corporation
|
| Part No. |
M5M4V64S30ATP-8A M5M4V64S30ATP-8L
|
| OCR Text |
... x 8-bit synchronous dram, with lvttl interface. all inputs and outputs are referenced to the rising edge of clk. the m5m4v64s30atp achieves very high speed data rate up to 125mhz, and is suitable for main memory or graphic memory in compu... |
| Description |
64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
|
| File Size |
1,164.25K /
51 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi Electric Corporation
|
| Part No. |
M5M4V64S30ATP-12 M5M4V64S30ATP-8
|
| OCR Text |
... x 8-bit synchronous dram, with lvttl interface. all inputs and outputs are referenced to the rising edge of clk. the m5m4v64s30atp achieves very high speed data rate up to 125mhz, and is suitable for main memory or graphic memory in compu... |
| Description |
64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
|
| File Size |
1,192.24K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
IDT8T49N222I
|
| OCR Text |
...ullup i 2 c clock input. lvcmos/lvttl interface levels. 19 reserved unused must be left unconnected. 20 s_a1 input pulldown i 2 c address bit 1. lvcmos/lvttl interface levels. 21 s_a0 input pulldown i 2 c address bit 0. lvcmos/lvttl interf... |
| Description |
Fourth generation FemtoClock
|
| File Size |
697.58K /
40 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
IDT8T49N205I
|
| OCR Text |
...fferential clock input. lvcmos/lvttl interface levels. 0 = clk0, nclk0 (default) 1 = clk1, nclk1 5 clk0 input pulldown non-inverting differential clock input. 6nclk0input pullup/ pulldown inverting differential clock input. v cc /2 defaul... |
| Description |
Fourth Generation FemtoClock
|
| File Size |
732.27K /
41 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
