| |
|
 |
INTERSIL[Intersil Corporation]
|
| Part No. |
HSP4524004 HSP45240JC-50 HSP45240JC-33 HSP45240
|
| OCR Text |
...dress Register and a "0" to the adder. The result of this summation is the first address in the first block of the address sequence. This value is stored in the Block Start Address register by an enable generated from the control section, a... |
| Description |
Address Sequencer
|
| File Size |
277.48K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
INTERSIL[Intersil Corporation]
|
| Part No. |
HSP4511604 HSP45116VC-25 HSP45116 HSP45116AVC-52
|
| OCR Text |
...ffset register to the frequency adder. New data can still be clocked into the frequency offset register; CLROFR does not affect the contents of the register. Phase Accumulator Load Control (active low). Registered on chip by CLK. Zeroes fee... |
| Description |
Numerically Controlled Oscillator/Modulator
|
| File Size |
262.85K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTERSIL[Intersil Corporation]
|
| Part No. |
HSP4510604 HSP45106JC-33 HSP45106 HSP45106JC-25
|
| OCR Text |
...uency Register to the Frequency adder. New data can be still clocked into the Offset Frequency Register. INHOFR does not affect the contents of the register. Initialize Phase Accumulator (active low). Registered on chip by CLK. Zeroes the f... |
| Description |
16-Bit Numerically Controlled Oscillator
|
| File Size |
211.53K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel Corp.
|
| Part No. |
INTEL386SXSA
|
| OCR Text |
... control physical address bus
adder page cache control and
attribute
pla instruction
decoder 3-decoded
instruction
queue instruction
predecode mux/
trans-
ceivers pipeline/
bus size
control address
driver request
prioritizer ... |
| Description |
5-V 32-Bit Fully Static Embedded Microprocessor(5V2位完全静态嵌入式微处理器)
|
| File Size |
153.39K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
