## Product Description

The following specification defines an SPDT (single pole double throw) switch for use in cellular and other wireless applications. The PE42510A uses Peregrine's UltraCMOS ${ }^{\circledR}$ process and it also features HaRP ${ }^{\text {TM }}$ technology enhancements to deliver high linearity and exceptional harmonics performance. HaRPTM technology is an innovative feature of the UltraCMOS ${ }^{\circledR}$ process providing upgraded linearity performance.

The PE42510A is manufactured on Peregrine's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


## Product Specification

## PE42510A

## SPDT High Power UltraCMOS ${ }^{\circledR}$ Reflective RF Switch $\mathbf{3 0 - 2 0 0 0} \mathbf{~ M H z}$

## Features

- No blocking capacitors required
- 50 Watt P1dB compression point
- 10 Watts $<8: 1$ VSWR (Normal Operation)
- 29 dB Isolation @ 800 MHz
- $<0.3 \mathrm{~dB}$ Insertion Loss at 800 MHz
- $2 \mathrm{f}_{\mathrm{o}}$ and $3 \mathrm{f}_{\mathrm{o}}<-84 \mathrm{dBc} @ 42.5 \mathrm{dBm}$

ESD rugged to 2.0 kV HBM

- 32-lead $5 \times 5 \times 0.85 \mathrm{~mm}$ QFN package


## Figure 2. Package Type

32 -lead $5 \times 5 \times 0.85 \mathrm{~mm}$


Table 1. Electrical Specifications @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$ unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| RF Insertion Loss | $30 \mathrm{MHz} \leq 1 \mathrm{GHz}$ <br> $1 \mathrm{GHz}<2 \mathrm{GHz}$ |  | 0.4 <br> 0.5 | 0.6 <br> 0.7 | dB <br> dB |
| 0.1 dB Input Compression Point | $800 \mathrm{MHz}, 50 \%$ duty cycle |  | 45.4 |  |  |
| Isolation (Supply Biased): RF to RFC | 800 MHz | 25 | 29 |  | dBm |
| Unbiased Isolation: RF-RFC, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 1=0 \mathrm{~V}$ | $27 \mathrm{dBm}, 800 \mathrm{MHz}$ | 5 |  |  | dB |
| RF (Active Port) Return Loss |  | 15 | 22 |  | dB |
| 2nd Harmonic <br> 3rd Harmonic | $800 \mathrm{MHz} @+42.5 \mathrm{dBm}$ |  | -84 | -81 | dBc |
| Switching Time ${ }^{2,3}$ | $50 \%$ of CTRL to $10 / 90 \%$ of RF |  | 25 | 31 | $\mu \mathrm{~s}$ |

Notes: 1. The device was matched with 1.6 nH inductance per RF port
2. For high power applications, harmonics settling needs to be accounted for. Harmonics settling time is defined to be $50 \%$ of CTRL to 2fo/3fo within 3 dB of final value
3. For RF input power ( $50 \Omega$ ) $\geq 31 \mathrm{dBm}$, and operation above 30 MHz , the switching time and harmonics settling time is $100 \mu \mathrm{~s}$ Max

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | RF1 | RF1 port |
| 3 | GND | Ground |
| 4 | GND | Ground |
| 5 | GND | Ground |
| 6 | GND | Ground |
| 7 | GND | Ground |
| 8 | GND | Ground |
| 9 | GND | Ground |
| 10 | GND | Ground |
| 11 | N/C | No Connect |
| 12 | $V_{\text {DD }}$ | Nominal 3.3V supply connection |
| 13 | CTRL | Control |
| 14 | GND | Ground |
| 15 | GND | Ground |
| 16 | N/C | Do Not Connect |
| 17 | GND | Ground |
| 18 | GND | Ground |
| 19 | GND | Ground |
| 20 | GND | Ground |
| 21 | GND | Ground |
| 22 | GND | Ground |
| 23 | RF2 | RF2 port. |
| 24 | GND | Ground |
| 25 | GND | Ground |
| 26 | GND | Ground |
| 27 | GND | Ground |
| 28 | RFC | Common RF port for switch |
| 29 | GND | Ground |
| 30 | GND | Ground |
| 31 | GND | Ground |
| 32 | GND | Ground |
| paddle | GND | Exposed ground paddle |

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the $5 \times 5 \times 0.85 \mathrm{~mm}$ QFN package is MSL3.
©2008-2012 Peregrine Semiconductor Corp. All rights reserved.

Table 3. Operating Ranges

| Parameter | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Frequency Range | 30 |  | 2000 | MHz |
| RF Input Power ${ }^{1}$ (VSWR $\leq 8: 1$ ) |  |  | 40 | dBm |
| RF Input Power ${ }^{2}$ (VSWR $\leq 8: 1$ ) |  |  | 27 | dBm |
| $\mathrm{V}_{\mathrm{DD}}$ Power Supply Voltage | 3.2 | 3.3 | 3.4 | V |
| $\mathrm{I}_{\mathrm{DD}}$ Power Supply Current |  | 90 | 170 | $\mathrm{\mu A}$ |
| Control Voltage High | 1.4 |  |  | V |
| Control Voltage Low |  |  | 0.4 | V |
| Operating Temperature Range <br> (Case) | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ Operating Junction <br> Temperature |  |  | 140 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Supply biased
2. Supply unbiased

## Table 4. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage | -0.3 | 4 | V |
| $V_{1}$ | Voltage on Any DC Input | -0.3 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+ \\ 0.3 \end{gathered}$ | V |
| $\mathrm{T}_{\text {ST }}$ | Storage Temperature Range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| TCASE | Maximum Case Temperature |  | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Peak Maximum Junction Temperature (10 seconds max) |  | 200 | ${ }^{\circ} \mathrm{C}$ |
| PIN | RF Input Power (VSWR 20:1, 10 seconds) |  | 40 | dBm |
|  | RF Input Power ( $50 \Omega$ ) |  | 45 | dBm |
|  | RF Input Power, Unbiased (VSWR 20:1) |  | 27 | dBm |
| $P_{\text {D }}$ | Maximum Power Dissipation Due to RF Insertion Loss |  | 2.2 | W |
| $\mathrm{V}_{\text {ESD }}$ | ESD Voltage (HBM, MIL_STD 883 Method 3015.7) |  | 2000 | V |

## Absolute Maximum Ratings

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\circledR}$ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

Table 5. Control Logic Truth Table

| Path | CTRL |
| :--- | :---: |
| RFC - RF1 | H |
| RFC - RF2 | L |
| Document No. 70-0266-03 |  |

## Evaluation Kit

The PE42510A Evaluation Kit board was designed to ease customer evaluation of the PE42510A RF switch.

DC power is supplied through J 10 , with $\mathrm{V}_{\mathrm{DD}}$ on pin 9 , and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on CTRL/V1 (pin 3) using Table 5 (adding a jumper pulls the CMOS control pin low and removing it allows the on-board pull-up resistor to set the CMOS control pin high). J10 pins 1, 11, and 13 are N/C.

The RF common port (RFC) is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. RF1 and RF2 paths are also connected through $50 \Omega$ transmission lines via SMA connectors. A $50 \Omega$ through transmission line is available via SMA connectors J8 and J9. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An openended $50 \Omega$ transmission line is also provided at J 7 for calibration if needed.

Figure 5. Evaluation Board Schematic

Figure 4. Evaluation Board Layouts



Figure 6. RF-RFC Insertion Loss, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$


Figure 7. RF-RFC Insertion Loss, $\mathbf{+ 2 5}^{\circ} \mathbf{C}$


Figure 8. RFC-RF Isolation, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$


## Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the part can get quite hot.

Figure 12 shows the estimated power dissipation for a given incident RF power level. Multiple curves are presented to show the effect of poor VSWR conditions. VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.

Figure 13 shows the estimated maximum junction temperature of the part for similar conditions.

Note that both of these charts assume that the case (GND slug) temperature is held at $85^{\circ} \mathrm{C}$. Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the $85^{\circ} \mathrm{C}$ maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

Table 6. Theta JC

| Parameter | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- |
| Theta $\mathrm{JC}\left(+85^{\circ} \mathrm{C}\right)$ |  | 24.0 |  | $\mathrm{C} / \mathrm{W}$ |

Figure 12. Power Dissipation


Figure 13. Maximum Junction Temperature


Note: Case temperature $=85^{\circ} \mathrm{C}$

Figure 14. Package Drawing

|  |  | SLP |
| :--- | :--- | :---: |
| $*$ | MAX | 0.900 |
|  | NLM. | 0.850 |
|  | MIN. | 0.800 |



Figure 14. Top Marking Specification


Figure 15. Tape and Reel Specs


For sales and contact information please visit www.psemi.com.

[^0]No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.


[^0]:    Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form)
    The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

