## General Description

The 844003I-04 is a 3 differential output LVDS Synthesizer designed to generate Ethernet reference clock frequencies. Using a $19.44 \mathrm{MHz}, 20 \mathrm{MHz}$ or $25 \mathrm{MHz}, 18 \mathrm{pF}$ parallel resonant crystal, the following frequencies can be generated based on the settings of four frequency select pins (DIV_SELA[1:0], DIV_SELB[1:0]): 625MHz, $622.08 \mathrm{MHz}, 312.5 \mathrm{MHz}, 250 \mathrm{MHz}, 156.25 \mathrm{MHz}, 125 \mathrm{MHz}$ and 100 MHz . The $844003 \mathrm{I}-04$ has two output banks, Bank A with one differential LVDS output pair and Bank B with two differential LVDS output pairs.
The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The 844003I-04 uses IDT's $3^{\text {RD }}$ generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The 844003I-04 is packaged in a 32-pin VFQFN package.

## Features

- Three LVDS outputs on two banks, Bank A with one LVDS pair and Bank B with 2 LVDS output pairs
- Using a $19.44 \mathrm{MHz}, 20 \mathrm{MHz}$, or 25 MHz crystal, the two output banks can be independently set for $625 \mathrm{MHz}, 622.08 \mathrm{MHz}$, $312.5 \mathrm{MHz}, 250 \mathrm{MHz}, 156.25 \mathrm{MHz}, 125 \mathrm{MHz}$ or 100 MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 490 MHz to 680 MHz
- RMS phase jitter at 125 MHz ( $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ ): 0.50ps (typical)
- Full 3.3 V output supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package
- For functional replacement part use 8T49N241


## Pin Assignment



Block Diagram


## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 7, 13, 22 | GND | Power |  | Power supply ground. |
| $\begin{aligned} & 2, \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { XTAL_IN } \\ & \text { XTAL_OUT } \end{aligned}$ | Input |  | Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input. XTAL_IN is also the overdrive pin if you want to overdrive the crystal circuit with a single-ended reference clock. |
| 4 | XTAL_SEL | Input | Pullup | Crystal select pin. Selects between the single-ended REF_CLK or crystal interface. Has an internal pullup resistor so the crystal interface is selected by default. LVCMOS/LVTTL interface levels. |
| 5 | VCO_SEL | Input | Pullup | VCO select pin. When Low, the PLL is bypassed and the crystal reference or REF_CLK (depending on XTAL_SEL setting) are passed directly to the output dividers. Has an internal pullup resistor so the PLL is not bypassed by default. LVCMOS/LVTTL interface levels. |
| 6 | MR | Input | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset, (except for $\div 1$ state, when the device is configured as a buffer), causing the true outputs QXx to go low and the inverted outputs nQXx to go high. When logic LOW, the internal dividers and the outputs are enabled. MR has an internal pulldown resistor so the power-up default state of outputs and dividers are enabled. LVCMOS/LVTTL interface levels. |
| 8, 26, 29, 30 | nc | Unused |  | No connect. |
| 9 | DIV_SELA1 | Input | Pulldown | Division select pin for Bank A. Default = LOW. LVCMOS/LVTTL interface levels. |
| 10 | DIV_SELAO | Input | Pullup | Division select pin for Bank A. Default = HIGH. LVCMOS/LVTTL interface levels. |
| 11 | DIV_SELB1 | Input | Pulldown | Division select pin for Bank B. Default = LOW. LVCMOS/LVTTL interface levels. |
| 12 | DIV_SELB0 | Input | Pullup | Division select pin for Bank B. Default = HIGH. LVCMOS/LVTTL interface levels. |
| 14 | FB_DIV | Input | Pulldown | Feedback divide select. When Low (default), the feedback divider is set for $\div 25$. When HIGH, the feedback divider is set for $\div 32$. LVCMOS/LVTTL interface levels. |
| 15 | OEB | Input | Pullup | Output enable Bank B. Active High output enable. When logic HIGH, the output pair on Bank B is enabled. When logic LOW, the output pair is in a highimpedance state. Has an internal pullup resistor so the default power-up state of the outputs is enabled. LVCMOS/LVTTL interface levels. |
| 16 | OEA | Input | Pullup | Output enable Bank A. Active High output enable. When logic HIGH, the output pair on Bank $A$ is enabled. When logic LOW, the output pair is in a highimpedance state. Has an internal pullup resistor so the default power-up state of the outputs is enabled. LVCMOS/LVTTL interface levels. |
| 17 | $\mathrm{V}_{\text {DDO_B }}$ | Power |  | Output power supply pin for Bank B outputs. |
| 18, 19 | nQB1, QB1 | Output |  | Differential Bank B output pair. LVDS interface levels. |
| 20, 21 | nQB0, QB0 | Output |  | Differential Bank B output pair. LVDS interface levels. |
| 23, 24 | nQA0, QA0 | Output |  | Differential Bank A output pair. LVDS interface levels. |
| 25 | $\mathrm{V}_{\text {DDO_A }}$ | Power |  | Output supply pin for Bank A outputs. |
| 27, 31 | $V_{\text {DD }}$ | Power |  | Core supply pins. |
| 28 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog supply pin. |
| 32 | REF_CLK | Input | Pulldown | Single-ended reference clock input. Has an internal pulldown resistor to pull to low state by default. Can leave floating if using the crystal interface. LVCMOS/LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 4 |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 | pF |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. Output Bank A Configuration Select Function Table

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| DIV_SELA1 | DIV_SELA0 | QA0, nQA0 |
| 0 | 0 | $\div 2$ |
| 0 | 1 | $\div 4$ (default) |
| 1 | 0 | $\div 5$ |
| 1 | 1 | $\div 8$ |

Table 3C. OEA Select Function Table

| Input | Outputs |
| :---: | :---: |
| OEA | QAO, nQA0 |
| 0 | High-Impedance |
| 1 | Active (default) |

Table 3B. Output Bank B Configuration Select Function Table

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| DIV_SELB1 | DIV_SELB0 | QB[0:1], nQB[0:1] |
| 0 | 0 | $\div 1$ |
| 0 | 1 | $\div 2$ (default) |
| 1 | 0 | $\div 3$ |
| 1 | 1 | $\div 4$ |

Table 3D. OEB Select Function Table

| Input | Outputs |
| :---: | :---: |
| OEB | QB[0:1], nQB[0:1] |
| 0 | High-Impedance |
| 1 | Active (default) |

Table 3E. Feedback Divider Configuration Select Function Table

| Input |  |
| :---: | :---: |
| FB_DIV | Feedback Divide |
| 0 | $\div 25$ (default) |
| 1 | $\div 32$ |

Table 3F. Bank A Frequency Table

| Inputs |  |  |  | Feedback Divider | Bank A Output Divider | M/N <br> Multiplication Factor | QA0, nQA0 <br> Output Frequency (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal Frequency (MHz) | FB_DIV | DIV_SELA1 | DIV_SELAO |  |  |  |  |
| 25 | 0 | 0 | 0 | 25 | 2 | 12.5 | 312.5 |
| 20 | 0 | 0 | 0 | 25 | 2 | 12.5 | 250 |
| 25 | 0 | 0 | 1 | 25 | 4 | 6.25 | 156.25 |
| 24 | 0 | 0 | 1 | 25 | 4 | 6.25 | 150 |
| 20 | 0 | 0 | 1 | 25 | 4 | 6.25 | 125 |
| 25 | 0 | 1 | 0 | 25 | 5 | 5 | 125 |
| 25 | 0 | 1 | 1 | 25 | 8 | 3.125 | 78.125 |
| 24 | 0 | 1 | 1 | 25 | 8 | 3.125 | 75 |
| 20 | 0 | 1 | 1 | 25 | 8 | 3.125 | 62.5 |
| 19.44 | 1 | 0 | 0 | 32 | 2 | 16 | 311.04 |
| 15.625 | 1 | 0 | 0 | 32 | 2 | 16 | 250 |
| 19.44 | 1 | 0 | 1 | 32 | 4 | 8 | 155.52 |
| 18.75 | 1 | 0 | 1 | 32 | 4 | 8 | 150 |
| 15.625 | 1 | 0 | 1 | 32 | 4 | 8 | 125 |
| 15.625 | 1 | 1 | 0 | 32 | 5 | 6.4 | 100 |
| 19.44 | 1 | 1 | 1 | 32 | 8 | 4 | 77.76 |
| 18.75 | 1 | 1 | 1 | 32 | 8 | 4 | 75 |
| 15.625 | 1 | 1 | 1 | 32 | 8 | 4 | 62.5 |

Table 3G. Bank B Frequency Table

| Inputs |  |  |  | M/N <br> Feedback <br> Divider | Bank B <br> Output Divider | Qultiplication <br> Factor | Qutput nQBx <br> (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal Frequency <br> (MHz) | FB_DIV | DIV_SELB1 | DIV_SELB0 |  |  |  |  |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ |  |
| XTAL_IN | 0 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Other Inputs | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, IO <br> Continuous Current <br> Surge Current | 10 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | 15 mA |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $37^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{D D}=V_{D D O_{-} A}=V_{D D O \_B}=3.3 \mathrm{~V} \pm 10 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 2.97 | 3.3 | 3.63 | V |
| $\mathrm{~V}_{\text {DDA }}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.20$ | 3.3 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {DDO_A, }} \mathrm{V}_{\text {DDO_B }}$ | Output Supply Voltage |  | 2.97 | 3.3 | 3.63 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 140 | mA |
| $I_{\text {DDA }}$ | Analog Supply Current |  |  |  | 20 | mA |
| $I_{\text {DDO_A }}+I_{\text {DDO_B }}$ | Output Supply Current |  |  |  | 70 | mA |

Table 4B. LVCMOSILVTTL DC Characteristics, $V_{D D}=V_{D D O_{-}}=V_{D D O \_B}=3.3 \mathrm{~V} \pm 10 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | REF_CLK, MR, FB_DIV, DIV_SELA1, DIV_SELB1 | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.63 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | OEA, OEB, VCO_SEL, XTAL_SEL, DIV_SELBO, DIV_SELAO | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.63 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input <br> Low Current | REF_CLK, MR, FB_DIV, DIV_SELA1, DIV_SELB1 | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | OEA, OEB, VCO_SEL, XTAL_SEL, DIV_SELBO, DIV_SELAO |  | -150 |  |  | $\mu \mathrm{A}$ |

Table 4C. LVDS DC Characteristics, $V_{D D}=V_{D D O_{-}}=V_{D D O \_B}=3.3 \mathrm{~V} \pm 10 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 300 | 400 | 500 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{OD}}$ Magnitude Change |  |  |  | 50 | mV |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | 1.25 | 1.35 | 1.55 | V |
| $\Delta \mathrm{~V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{OS}}$ Magnitude Change |  |  |  | 50 | mV |

Table 5. Crystal Characteristics

| Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  |  | Fundamental |  |  |  |
| Frequency | FB_DIV $=\div 25$ |  | 19.6 | 26.5625 | 27.2 | MHz |
|  | FB_DIV $=\div 32$ |  | 15.313 |  | 21.25 | MHz |
| Equivalent Series Resistance (ESR) |  |  |  |  | 50 | $\Omega$ |
| Shunt Capacitance |  |  |  |  | 7 | pF |

NOTE: Characterized using an 18pF parallel resonant crystal.

## AC Electrical Characteristics

Table 6. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency |  | Output Divider $=\div 1$ | 490 |  | 680 | MHz |
|  |  |  | Output Divider $=\div 2$ | 245 |  | 340 | MHz |
|  |  |  | Output Divider $=\div 3$ | 163.33 |  | 226.67 | MHz |
|  |  |  | Output Divider $=\div 4$ | 122.5 |  | 170 | MHz |
|  |  |  | Output Divider $=\div 5$ | 98 |  | 136 | MHz |
|  |  |  | Output Divider $=\div 8$ | 61.25 |  | 85 | MHz |
| $t s k(b)$ | Bank Skew; NOTE 1 |  |  |  |  | 25 | ps |
| tsk(0) | Output Skew | NOTE 2, 3 | Outputs @ Same Frequency |  |  | 50 | ps |
|  |  | NOTE 2, 3, 4 | QB $=1$, Outputs @ Different Frequencies |  |  | 250 | ps |
|  |  | NOTE 2, 3, 5 | QB = 1, Outputs @ Different Frequencies |  |  | 525 | ps |
| $t \mathrm{jit}(\varnothing)$ | RMS Phase Jitter, Random; NOTE 6 |  | 625 MHz , (1.875MHz - 20MHz) |  | 0.34 |  | ps |
|  |  |  | 312.5 MHz , (1.875MHz - 20MHz) |  | 0.34 |  | ps |
|  |  |  | 250 MHz , (1.875MHz - 20MHz) |  | 0.42 |  | ps |
|  |  |  | 125 MHz , (1.875MHz - 20MHz) |  | 0.50 |  | ps |
|  |  |  | 100 MHz , (1.875MHz - 20MHz) |  | 0.41 |  | ps |
| $t_{R} / t_{F}$ | Output Rise/F | Time | 20\% to 80\% | 150 |  | 550 | ps |
| odc | Output Duty Cycle |  | Output Divider $\neq \div 1$ | 48 |  | 52 | \% |
|  |  |  | Output Divider $=\div 1$ | 44 |  | 56 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Characterized with DIV_SELA[1:0] = 11 and DIV_SELB[1:0] = 11.
NOTE 5: Characterized with DIV_SELA[1:0] $=00$ and DIV_SELB[1:0] $=00$.
NOTE 6: Please refer to the Phase Noise Plots.

## Typical Phase Noise at 100MHz



## Typical Phase Noise at 625MHz



## Parameter Measurement Information



### 3.3V LVDS Output Load AC Test Circuit



Output Skew


## Output Rise/Fall Time



RMS Phase Jitter


Bank Skew


Output Duty Cycle/Pulse Width/Period

## Parameter Measurement Information, continued



Differential Output Voltage Setup

## Applications Information

## Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The $8440031-04$ provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDO}}$ a and $\mathrm{V}_{\text {DDO_B }}$ should be individually connected to the power supply plane through vias, and $0.01 \mu \mathrm{~F}$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $\mathrm{V}_{\mathrm{DD}}$ pin and also shows that $\mathrm{V}_{\text {DDA }}$ requires that an additional $10 \Omega$ resistor along with a $10 \mu \mathrm{~F}$ bypass capacitor be connected to the $\mathrm{V}_{\text {DDA }}$ pin.

## Crystal Input Interface

The 844003I-04 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.


Offset Voltage Setup


Figure 1. Power Supply Filtering


Figure 2. Crystal Input Interface

## Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.8 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{nS}$. For 3.3 V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure $3 A$ shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This
can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and changing R2 to $50 \Omega$. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the REF_CLK to ground.

## Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from XTAL_IN to ground.

## LVDS Driver Termination

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission line environment. In order to avoid any transmission line reflection issues, the $100 \Omega$ resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, we recommend that there is no trace attached.
termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.


Figure 4. Typical LVDS Driver Termination

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 5. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific
and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with $10 z$ copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## Schematic Example

Figure 6 shows an example of an 8440031-04 application schematic. In this example, the device is operated at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}{ }_{\mathrm{A}}=\mathrm{V}_{\mathrm{DDO}} \mathrm{B}$ $=3.3 \mathrm{~V}$. The 18 pF parallel resonant 25 MHz crystal is used. The C $\overline{1}$ and C2 $=27 \mathrm{pF}$ are recommended for frequency accuracy. For
different board layouts, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVDS for receiver without built-in termination are shown in this schematic.


Figure 6. ICS870931I-01 Schematic Layout Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the 8440031-04. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 844003I-04 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+10 \%=3.63 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $)_{\text {MAX }}=V_{\text {DD_MAX }}{ }^{*}\left(I_{\text {DD_MAX }}+I_{\text {DDA_MAX }}\right)=3.63 \mathrm{~V} *(140 \mathrm{~mA}+20 \mathrm{~mA})=\mathbf{5 8 0 . 8 0 m W}$
- Power (outputs) MAX $=\mathrm{V}_{\text {DDO_MAX }}{ }^{*} \mathrm{I}_{\text {DDO_MAX }}=3.63 \mathrm{~V} * 70 \mathrm{~mA}=\mathbf{2 5 4 . 1} \mathbf{m W}$

Total Power $_{- \text {MAX }}=580.80 \mathrm{~mW}+254.1 \mathrm{~mW}=834.9 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

> The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}} * P d \_t o t a l+\mathrm{T}_{\mathrm{A}}$
> $\mathrm{Tj}=$ Junction Temperature
> $\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
> Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
> $\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $37^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.835 \mathrm{~W} * 37^{\circ} \mathrm{C} / \mathrm{W}=115.9^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance $\theta_{J A}$ for 32 Lead VFQFN, Forced Convection

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.0^{\circ} \mathrm{C} / \mathrm{W}$ | $32.4^{\circ} \mathrm{C} / \mathrm{W}$ | $29^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 8. $\theta_{J A}$ vs. Air Flow Table for a 32 Lead VFQFN

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meter per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.0^{\circ} \mathrm{C} / \mathrm{W}$ | $32.4^{\circ} \mathrm{C} / \mathrm{W}$ | $29^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 844003I-04 is: 4058

## 32 Lead VFQFN Package Outline and Package Dimensions



## Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 844003AKI-04LF | ICS403AI04L | "Lead-Free" 32 Lead VFQFN | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844003AKI-04LFT | ICS403AI04L | "Lead-Free" 32 Lead VFQFN | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :---: | :---: |
| A |  | 15 | Added Layout Schematic. | 6/10/09 |
| B | $\begin{gathered} \text { T4A } \\ \text { T6 } \end{gathered}$ | $\begin{gathered} 6 \\ 6 \\ 6 \\ 8 \\ 12 \\ 13 \\ 16 \\ 18 \end{gathered}$ | Absolute Maximum Ratings - updated Input Ratings. <br> Power Supply DC Characteristics Table - changed I <br> AC Characteristics Table - corrected NOTES. <br> Updated Overdriving the XTAL Interface application note. <br> Updated LVDS Driver Termination application note. <br> Updated Power Considerations to coincide with I IDO spec change. <br> Updated Package Drawing. | 5/2/11 |
| B |  | 1 | Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN\# CQ-15-05. | 11/5/15 |
| C | T10 | 19 | Obsolete datasheet per PDN\# CQ-15-05. <br> Ordering Information table - deleted Tape \& Reel count and table note. Updated datasheet header/footer. | 11/10/16 |

[^0]
[^0]:    (1) IDT.

    Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

    ## Sales

    1-800-345-7015 or 408-284-8200
    Fax: 408-284-2775
    www.IDT.com/go/sales

    Tech Support
    www.idt.com/go/support

