

## The Future of Analog IC Technology ${ }^{\circledR}$

## DESCRIPTION

The MP2565 is a high frequency step-down switching regulator with an integrated internal high-side high voltage power MOSFET. It provides 2.5A output with current mode control for fast loop response and easy compensation.

The wide 4.5 V to 50 V input range accommodates a variety of step-down applications, including those in an automotive input environment. A $12 \mu \mathrm{~A}$ shutdown mode supply current allows use in battery-powered applications.

High power conversion efficiency over a wide load range is achieved by scaling down the switching frequency at light load condition to reduce the switching and gate driving losses.

The frequency foldback helps prevent inductor current runaway during startup and thermal shutdown provides reliable, fault tolerant operation.

By switching at 4 MHz , the MP2565 is able to prevent EMI (Electromagnetic Interference) noise problems, such as those found in AM radio and ADSL applications.

The MP2565 is available in small $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN10 and thermally enhanced SOIC8 packages.

## FEATURES

- $120 \mu \mathrm{~A}$ Quiescent Current
- Wide 4.5 V to 50 V Operating Input Range
- $220 \mathrm{~m} \Omega$ Internal Power MOSFET
- Up to 4 MHz Programmable Switching Frequency
- High-Efficiency, Light-Load operation
- Stable with Ceramic Capacitor
- Internal Soft-Start
- Internally Set Current Limit without external Current Sensing Resistor
- Up to 95\% Efficiency
- Output Adjustable from 0.8 V to 47 V
- Available in $3 \times 3$ QFN10 and Thermally Enhanced SOIC8 Packages


## APPLICATIONS

- High Voltage Power Conversion
- Automotive Systems
- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems
"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.


## TYPICAL APPLICATION




## ORDERING INFORMATION

| Part Number* | Package | Top Marketing | Temperature |
| :---: | :---: | :---: | :---: |
| MP2565DQ | $3 \times 3$ QFN10 | 8 D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MP2565DN | SOIC8E | MP2565DN |  |

For Tape \& Reel, add suffix -Z (eg. MP2565DQ-Z); For RoHS Compliant Packaging, add suffix -LF ; (eg. MP2565DQ-LF-Z)
For Tape \& Reel, add suffix -Z (eg. MP2565DN-Z); For RoHS Compliant Packaging, add suffix -LF ; (eg. MP2565DN-LF-Z)

## PACKAGE REFERENCE

| TOP VIEW |  |
| :---: | :---: |
|  | BST <br> VIN <br> VIN <br> FREQ <br> GND |



Thermal Resistance ${ }^{(4)} \quad \boldsymbol{\theta}_{J A} \quad \theta_{J C}$
3x3 QFN10.............................. 50 ...... 12 ... ${ }^{\circ} \mathrm{C} / \mathrm{W}$
SOIC8 (Exposed Pad) ............ 50 ...... 10 ... ${ }^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1) Exceeding these ratings may damage the device
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{J}(M A X)$, the junction-toambient thermal resistance $\theta_{\mathrm{JA}}$, and the ambient temperature $\mathrm{T}_{\mathrm{A}}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{D}(M A X)=\left(T_{J}(M A X)-T_{A}\right) / \quad \theta_{J A}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage..
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7 4-layer board

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {COMP }}=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage | $\mathrm{V}_{\text {FB }}$ | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<50 \mathrm{~V}$ | 0.776 | 0.8 | 0.824 | $\checkmark$ |
| Upper Switch On Resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=5 \mathrm{~V}$ |  | 220 |  | $\mathrm{m} \Omega$ |
| Upper Switch Leakage |  | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=50 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Current Limit |  | Duty Cycle $=50 \%$ | 2.9 | 3.5 |  | A |
| COMP to Current Sense Transconductance | $\mathrm{G}_{\mathrm{cs}}$ |  |  | 7.3 |  | A/V |
| Error Amp Voltage Gain |  |  |  | 200 |  | V/V |
| Error Amp Transconductance |  | $\mathrm{I}_{\text {comp }}= \pm 3 \mu \mathrm{~A}$ | 40 | 60 | 80 | $\mu \mathrm{A} / \mathrm{V}$ |
| Error Amp Min Source current |  | $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}$ |  | 5 |  | $\mu \mathrm{A}$ |
| Error Amp Min Sink current |  | $\mathrm{V}_{\mathrm{FB}}=0.9 \mathrm{~V}$ |  | -5 |  | $\mu \mathrm{A}$ |
| VIN UVLO Threshold |  |  | 2.7 | 3.0 | 3.3 | V |
| VIN UVLO Hysteresis |  |  |  | 0.4 |  | V |
| Soft-Start Time |  | 10\% < $\mathrm{V}_{\text {OUT }}<90 \%$ |  | $1.3{ }^{(5)}$ |  | ms |
| Oscillator Frequency |  | $\mathrm{R}_{\text {FREQ }}=45 \mathrm{k} \Omega$ | 1.6 | 2 | 2.4 | MHz |
|  |  | $\mathrm{R}_{\text {FREQ }}=18 \mathrm{k} \Omega$ | 3.2 | 4 | 4.8 | MHz |
| Shutdown Supply Current |  | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 12 | 20 | $\mu \mathrm{A}$ |
| Quiescent Supply Current |  | No load, $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}$ |  | 120 | 145 | $\mu \mathrm{A}$ |
| Thermal Shutdown |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Minimum Off Time ${ }^{(6)}$ |  |  |  | 100 |  | ns |
| Minimum On Time ${ }^{(6)}$ |  |  |  | 100 |  | ns |
| EN Up Threshold |  |  | 1.3 | 1.5 | 1.7 | V |
| EN Threshold Hysteresis |  |  |  | 300 |  | mV |

## Notes:

5) The Soft-Start Time is measured based on $\mathrm{V}_{\text {OUT }}$ from $10 \%$ to $90 \%$ and multiplied by 1.25 to get $0 \%$ to $100 \%$ Soft-Start Time.
6) Guaranteed by design

## PIN FUNCTIONS

| QFN <br> Pin \# | SOIC8 <br> Pin \# | Name | Description |
| :---: | :---: | :---: | :--- |
| 1,2 | 1 | SW | Switch Node. This is the output from the high-side switch. A low forward drop <br> Schottky diode to ground is required. The diode must be close to the SW pins to <br> reduce switching spikes. |
| 3 | 2 | EN | Enable Input. Pulling this pin below the specified threshold shuts the chip down. <br> Pulling it up above the specified threshold or leaving it floating enables the chip. |
| 4 | 3 | COMP | Compensation. This node is the output of the error amplifier. Control loop frequency <br> compensation is applied to this pin. |
| 5 | 4 | FB | Feedback. This is the input to the error amplifier. The output voltage is set by a <br> resistive divider connected between the output and GND which scales down VouT <br> equal to the internal +0.8V reference. |
| 6 | 5 | GND, <br> Exposed <br> Pad | Ground. It should be connected as close as possible to the output capacitor to <br> shorten the high current switch paths. Connect exposed pad to ground plane. |
| 7 | 6 | FREQ | Switching Frequency Program Input. Connect a resistor from this pin to ground to set <br> the switching frequency. |
| 8,9 | 7 | VIN | Input Supply. This supplies power to all the internal control circuitry, both BST <br> regulators and the high-side switch. A decoupling capacitor to ground must be placed <br> close to this pin to minimize switching spikes. |
| 10 | 8 | BST | Bootstrap. This is the positive power supply for the internal floating high-side <br> MOSFET driver. Connect a bypass capacitor between this pin and SW pin. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{C} 1=10 \mu \mathrm{~F}, \mathrm{C} 2=22 \mu \mathrm{~F}, \mathrm{~L} 1=10 \mu \mathrm{H}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.







## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{C} 1=10 \mu \mathrm{~F}, \mathrm{C} 2=22 \mu \mathrm{~F}, \mathrm{~L} 1=10 \mu \mathrm{H}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


## Short Circuit Recovery

Iout $=$ Short to 0.1 A


## BLOCK DIAGRAM



Figure 1—Functional Block Diagram

## OPERATION

The MP2565 is a variable frequency, non-synchronous, step-down switching regulator with an integrated high-side high voltage power MOSFET. It provides a single highly efficient solution with current mode control for fast loop response and easy compensation. It features a wide input voltage range, internal soft-start control and precision current limiting. Its very low operational quiescent current makes it suitable for battery powered applications.

## PWM Control

At moderate to high output current, the MP2565 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off for at least 100 ns before the next cycle starts. If, in one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET remains on, saving a turn-off operation.

## Error Amplifier

The error amplifier compares the FB pin voltage with the internal reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge the external compensation network to form the COMP voltage, which is used to control the power MOSFET current.

During operation, the minimum COMP voltage is clamped to 0.9 V and its maximum is clamped to 2.0 V . COMP is internally pulled down to GND in shutdown mode. COMP should not be pulled up beyond 2.6 V .

## Internal Regulator

Most of the internal circuitries are powered from the 2.6 V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 3.0 V , the output of the regulator is in full regulation. When VIN is lower than 3.0 V , the output decreases.

## Enable Control

The MP2565 has a dedicated enable control pin (EN). With high enough input voltage, the chip can be enabled and disabled by EN which has positive logic. Its falling threshold is a precision 1.2 V , and its rising threshold is $1.5 \mathrm{~V}(300 \mathrm{mV}$ higher).
When floating, EN is pulled up to about 3.0 V by an internal $1 \mu \mathrm{~A}$ current source so it is enabled. To pull it down, $1 \mu \mathrm{~A}$ current capability is needed.

When EN is pulled down below 1.2 V , the chip is put into the lowest shutdown current mode. When EN is higher than zero but lower than its rising threshold, the chip is still in shutdown mode but the shutdown current increases slightly.

## Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The UVLO rising threshold is about 3.0V while its falling threshold is a consistent 2.6 V .

## Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0 V to 2.6 V . When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When $S S$ is higher than REF, REF regains control.

## Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than its upper threshold, it shuts down the whole chip. When the temperature is lower than its lower threshold, the chip is enabled again.

## Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2 V with a hysteresis of 150 mV .
The bootstrap capacitor is charged and regulated to about 5 V by the dedicated internal bootstrap regulator. When the voltage between the BST and SW nodes is lower than its regulation, a PMOS pass transistor connected from VIN to BST is turned on. The charging current path is from VIN, BST and then to SW. External circuit should provide enough voltage headroom to facilitate the charging.
As long as VIN is sufficiently higher than SW, the bootstrap capacitor can be charged. When the power MOSFET is ON, VIN is about equal to SW so the bootstrap capacitor cannot be charged. When the external diode is on, the difference between VIN and SW is largest, thus making it the best period to charge. When there is no current in the inductor, SW equals the output voltage $V_{\text {Out }}$ so the difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUt }}$ can be used to charge the bootstrap capacitor.

At higher duty cycle operation condition, the time period available to the bootstrap charging is less so the bootstrap capacitor may not be sufficiently charged.

In case the internal circuit does not have sufficient voltage and the bootstrap capacitor is not charged, extra external circuitry can be used to ensure the bootstrap voltage is in the normal operational region. Refer to External Bootstrap Diode in Application section.
The DC quiescent current of the floating driver is about $20 \mu \mathrm{~A}$. Make sure the bleeding current at the SW node is higher than this value, such that:

$$
I_{0}+\frac{V_{O}}{(R 1+R 2)}>20 \mu \mathrm{~A}
$$

## Current Comparator and Current Limit

The power MOSFET current is accurately sensed via a current sense MOSFET. It is then fed to the high speed current comparator for the current mode control purpose. The current comparator takes this sensed current as one of its inputs. When the power MOSFET is turned on, the comparator is first blanked till the end of the turn-on transition to avoid noise issues. The comparator then compares the power switch current with the COMP voltage. When the sensed current is higher than the COMP voltage, the comparator output is low, turning off the power MOSFET. The cycle-by-cycle maximum current of the internal power MOSFET is internally limited.

## Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET OFF for about $50 \mu \mathrm{~s}$ to blank the startup glitches. When the internal soft-start block is enabled, it first holds its SS output low to ensure the remaining circuitries are ready and then slowly ramps up.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, power MOSFET is turned off first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down.

## Programmable Oscillator

The MP2565 oscillating frequency is set by an external resistor, $\mathrm{R}_{\text {freq }}$ from the FREQ pin to ground. The value of $\mathrm{R}_{\text {freq }}$ can be calculated from:

$$
R_{\text {freq }}(\mathrm{K} \Omega)=\frac{180000}{\mathrm{f}_{\mathrm{s}}(\mathrm{KHz})^{1.1}}
$$

## APPLICATION INFORMATION COMPONENT SELECTION

## Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$
V_{F B}=V_{\text {OUT }} \frac{R 2}{R 1+R 2}
$$

Thus the output voltage is:

$$
V_{\text {OUT }}=V_{F B} \frac{(R 1+R 2)}{R 2}
$$

About $20 \mu \mathrm{~A}$ current from high side BS circuitry can be seen at the output when the MP2565 is at no load. In order to absorb this small amount of current, keep R2 under $40 \mathrm{~K} \Omega$. A typical value for R 2 can be $40.2 \mathrm{k} \Omega$. With this value, R1 can be determined by:

$$
\mathrm{R} 1=50.25 \times\left(\mathrm{V}_{\text {OUT }}-0.8\right)(\mathrm{k} \Omega)
$$

For example, for a 3.3 V output voltage, R 2 is $40.2 \mathrm{k} \Omega$, and R 1 is $127 \mathrm{k} \Omega$.

## Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current.

A good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately $30 \%$ of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$
L 1=\frac{V_{\text {OUT }}}{f_{S} \times \Delta I_{\mathrm{L}}} \times\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right)
$$

Where Vout is the output voltage, V in is the input voltage, fs is the switching frequency, and $\Delta \mathrm{L}$ is the peak-to-peak inductor ripple current.
Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

$$
I_{\mathrm{LP}}=\mathrm{I}_{\mathrm{LOAD}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{f}_{\mathrm{S}} \times \mathrm{L1}} \times\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right)
$$

Where Iload is the load current.
Table 1 lists a number of suitable inductors from various manufacturers. The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI requirement.

Table 1—Inductor Selection Guide

| Part Number | Inductance ( $\mu \mathrm{H}$ ) | Max DCR ( $\Omega$ ) | Current Rating (A) | Dimensions $\mathrm{LxWxH}\left(\mathrm{mm}^{3}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| Wurth Electronics |  |  |  |  |
| 7447789004 | 4.7 | 0.033 | 2.9 | $7.3 \times 7.3 \times 3.2$ |
| 744066100 | 10 | 0.035 | 3.6 | $10 \times 10 \times 3.8$ |
| 744771115 | 15 | 0.025 | 3.75 | $12 \times 12 \times 6$ |
| 744771122 | 22 | 0.031 | 3.37 | $12 \times 12 \times 6$ |
| TDK |  |  |  |  |
| RLF7030T-4R7 | 4.7 | 0.031 | 3.4 | $7.3 \times 6.8 \times 3.2$ |
| SLF10145T-100 | 10 | 0.0364 | 3 | $10.1 \times 10.1 \times 4.5$ |
| SLF12565T-150M4R2 | 15 | 0.0237 | 4.2 | $12.5 \times 12.5 \times 6.5$ |
| SLF12565T-220M3R5 | 22 | 0.0316 | 3.5 | $12.5 \times 12.5 \times 6.5$ |
| Toko |  |  |  |  |
| FDV0630-4R7M | 4.7 | 0.049 | 3.3 | 7.7x7x3 |
| 919AS-100M | 10 | 0.0265 | 4.3 | $10.3 \times 10.3 \times 4.5$ |
| 919AS-160M | 16 | 0.0492 | 3.3 | $10.3 \times 10.3 \times 4.5$ |
| 919AS-220M | 22 | 0.0776 | 3 | $10.3 \times 10.3 \times 4.5$ |

## Output Rectifier Diode

The output rectifier diode supplies the current to the inductor when the high-side switch is off. To reduce losses due to the diode forward voltage and recovery times, use a Schottky diode.

Choose a diode whose maximum reverse voltage rating is greater than the maximum input voltage, and whose current rating is greater than the maximum load current. Table 2 lists example Schottky diodes and manufacturers.

Table 2—Diode Selection Guide

| Diodes | Voltage/ <br> Current <br> Rating | Manufacturer |
| :---: | :---: | :---: |
| B380-13-F | $80 \mathrm{~V}, 3 \mathrm{~A}$ | Diodes Inc. |
| B390 | $90 \mathrm{~V}, 3 \mathrm{~A}$ | Diodes Inc. |
| CMSH3-100MA | $100 \mathrm{~V}, 3 \mathrm{~A}$ | Central Semi |

## Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice.
For simplification, choose the input capacitor with RMS current rating greater than half of the maximum load current.

The input capacitor (C1) can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. $0.1 \mu \mathrm{~F}$, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$
\Delta \mathrm{V}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{LOAD}}}{\mathrm{f}_{\mathrm{S}} \times \mathrm{C1}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)
$$

## Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$
\Delta V_{\text {OUT }}=\frac{V_{\text {OUT }}}{f_{S} \times L} \times\left(1-\frac{V_{\mathrm{OUT}}}{V_{\text {IN }}}\right) \times\left(R_{\mathrm{ESR}}+\frac{1}{8 \times \mathrm{f}_{\mathrm{S}} \times \mathrm{C} 2}\right)
$$

Where $L$ is the inductor value and Resp is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$
\Delta V_{\text {OUT }}=\frac{V_{\text {OUT }}}{8 \times \mathrm{f}_{\mathrm{S}}^{2} \times \mathrm{L} \times \mathrm{C} 2} \times\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right)
$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$
\Delta V_{\text {OUT }}=\frac{V_{\text {OUT }}}{f_{S} \times L} \times\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \times R_{\text {ESR }}
$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2565 can be optimized for a wide range of capacitance and ESR values.

## Compensation Components

MP2565 employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP pin is the output of the internal error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system. The DC gain of the voltage feedback loop is given by:

$$
A_{V D C}=R_{\mathrm{LOAD}} \times \mathrm{G}_{\mathrm{CS}} \times \mathrm{A}_{\mathrm{VEA}} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

Where Avea is the error amplifier voltage gain, $200 \mathrm{~V} / \mathrm{V}$; Gcs is the current sense transconductance, 7.3A/V; Rload is the load resistor value.

The system has two poles of importance. One is due to the compensation capacitor (C3), the output resistor of error amplifier. The other is due to the output capacitor and the load resistor. These poles are located at:

$$
\begin{aligned}
\mathrm{f}_{\mathrm{P} 1} & =\frac{\mathrm{G}_{\text {EA }}}{2 \pi \times \mathrm{C} 3 \times \mathrm{A}_{\text {VEA }}} \\
\mathrm{f}_{\mathrm{P} 2} & =\frac{1}{2 \pi \times \mathrm{C} 2 \times \mathrm{R}_{\text {LOAD }}}
\end{aligned}
$$

Where, Gea is the error amplifier transconductance, $60 \mu \mathrm{~A} / \mathrm{V}$.
The system has one zero of importance, due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

$$
\mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi \times \mathrm{C} 3 \times \mathrm{R} 3}
$$

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero, due to the ESR and capacitance of the output capacitor, is located at:

$$
f_{E S R}=\frac{1}{2 \pi \times C 2 \times R_{E S R}}
$$

In this case (as shown in Typical Application), a third pole set by the compensation capacitor (C6) and the compensation resistor (R3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

$$
\mathrm{f}_{\mathrm{P} 3}=\frac{1}{2 \pi \times \mathrm{C} 6 \times \mathrm{R} 3}
$$

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is important. Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system unstable. A good rule of thumb is to set the crossover frequency to approximately onetenth of the switching frequency. The Table 3 lists the typical values of compensation components for some standard output voltages with various output capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability at given conditions.

Table 3-Compensation Values for Typical Output Voltage/Capacitor Combinations

| $\mathbf{V}_{\text {out }}$ <br> $(\mathbf{V})$ | $\mathbf{L}(\boldsymbol{\mu H})$ | $\mathbf{C 2}$ <br> $(\boldsymbol{\mu F})$ | $\mathbf{R 3}$ <br> $(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{C 3}$ <br> $(\mathbf{p F})$ | $\mathbf{C 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1.8 | 4.7 | 47 | 105 | 100 | None |
| 2.5 | $4.7-6.8$ | 22 | 54.9 | 220 | None |
| 3.3 | $6.8-10$ | 22 | 51 | 220 | None |
| 5 | $15-22$ | 22 | 100 | 150 | None |
| 12 | $22-33$ | 22 | 147 | 150 | None |

To optimize the compensation components for conditions not listed in Table 3, the following procedure can be used.

1. Choose the compensation resistor (R3) to set the desired crossover frequency. Determine the R3 value by the following equation:

$$
\mathrm{R} 3=\frac{2 \pi \times \mathrm{C} 2 \times \mathrm{f}_{\mathrm{C}}}{\mathrm{G}_{\mathrm{EA}} \times \mathrm{G}_{\mathrm{CS}}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}
$$

Where fc is the desired crossover frequency.
2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, fz 1 , below one forth of the crossover frequency provides sufficient phase margin. Determine the C3 value by the following equation:

$$
\mathrm{C} 3>\frac{4}{2 \pi \times \mathrm{R} 3 \times \mathrm{f}_{\mathrm{C}}}
$$

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency, or the following relationship is valid:

$$
\frac{1}{2 \pi \times \mathrm{C} 2 \times \mathrm{R}_{\mathrm{ESR}}}<\frac{\mathrm{f}_{\mathrm{S}}}{2}
$$

If this is the case, then add the second compensation capacitor (C6) to set the pole fP3 at the location of the ESR zero. Determine the C 6 value by the equation:

$$
\mathrm{C} 6=\frac{\mathrm{C} 2 \times \mathrm{R}_{\mathrm{ESR}}}{\mathrm{R} 3}
$$

## High Frequency Operation

The switching frequency of MP2565 can be programmed up to 4 MHz by an external resistor. Please pay attention to the following if the switching frequency is above 2 MHz .

The minimum on time of MP2565 is about 100ns (typ). Pulse skipping operation can be seen more easily at higher switching frequency due to the minimum on time. Refer to Figure 2 below for detailed information.


Figure 2—Recommend Max $\mathbf{V}_{\mathbf{I N}}$ vs. $\mathbf{f}_{\mathbf{S}}$
Since the internal bootstrap circuitry has higher impedance, which may not be adequate to charge the bootstrap capacitor during each (1D) $\times$ Ts charging period, an external bootstrap charging diode is strongly recommended if the switching frequency is above 2 MHz (see External Bootstrap Diode section for detailed implementation information).
With higher switching frequencies, the inductive reactance ( $\mathrm{X}_{\mathrm{L}}$ ) of capacitor comes to dominate, so that the ESL of input/output capacitor determines the input/output ripple voltage at higher switching frequency. As a result of that, high frequency ceramic capacitor is strongly recommended as input decoupling capacitor and output filtering capacitor for such high frequency operation.

Layout becomes more important when the device switches at higher frequency. It is essential to place the input decoupling capacitor, catch diode and the MP2565 (Vin pin, SW pin and PGND) as close as possible, with traces that are very short and fairly wide. This can help to greatly reduce the voltage spike on SW node, and lower the EMI noise level as well.

Try to run the feedback trace as far from the inductor and noisy power traces as possible. It is often a good idea to run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two. The compensation components should be placed closed to the MP2565. Do not place the compensation components close to or under high dv/dt SW node, or inside the high di/dt power loop. If you have to do so, the proper ground plane must be in place to isolate those. Switching loss is expected to be increased at high switching frequency. To help to improve the thermal conduction, a grid of thermal vias can be created right under the exposed pad. It is recommended that they be small (15mil barrel diameter) so that the hole is essentially filled up during the plating process, thus aiding conduction to the other side. Too large a hole can cause 'solder wicking' problems during the reflow soldering process. The pitch (distance between the centers) of several such thermal vias in an area is typically 40mil. Please refer to the PCB layout guide and example on EV2565 datasheet.

## External Bootstrap Diode

It is recommended that an external bootstrap diode be added when the input voltage is no greater than 5 V or the 5 V rail is available in the system. This helps improve the efficiency of the regulator. The bootstrap diode can be a low cost one such as IN4148 or BAT54.


Figure 3-External Bootstrap Diode

This diode is also recommended for high duty cycle operation (when $\mathrm{V}_{\text {Out }} / \mathrm{V}_{\text {IN }}>65 \%$ ) or low $\mathrm{V}_{\mathrm{IN}}(<5 \mathrm{Vin})$ applications.
At no load or light load, the converter may operate in pulse skipping mode in order to maintain the output voltage in regulation. Thus there is less time to refresh the BST voltage. In order to have enough gate voltage under such operating conditions, the difference of ( $\mathrm{V}_{\mathbb{I N}}-$ $V_{\text {OUt }}$ ) should be greater than 3 V . For example, if the $\mathrm{V}_{\text {OUt }}$ is set to 3.3 V , the $\mathrm{V}_{\text {IN }}$ needs to be higher than $3.3 \mathrm{~V}+3 \mathrm{~V}=6.3 \mathrm{~V}$ to maintain enough BS voltage at no load or light load. To meet this requirement, EN pin can be used to program the input UVLO voltage to Vout +3 V .

## TYPICAL APPLICATION CIRCUITS



Figure 4-1.8V Output Typical Application Schematic


Figure 5-5V Output Typical Application Schematic

## PCB LAYOUT GUIDE

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.
If change is necessary, please follow these guidelines and take Figure 6 for reference.

1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side MOSFET and external switching diode.
2) Bypass ceramic capacitors are suggested to be put close to the $\mathrm{V}_{\text {IN }}$ Pin.
3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
4) Route SW away from sensitive analog areas such as FB.
5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



TOP Layer


Bottom Layer

MP2565DN Layout Guide


TOP Layer


Bottom Layer

## MP2565DQ Layout Guide

Figure 6-MP2565 Typical Application Circuit and PCB Layout Guide

## PACKAGE INFORMATION

## 3mm x 3mm QFN10



## TOP VIEW



SIDE VIEW



BOTTOM VIEW


DETAIL A

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

## SOIC8E (EXPOSED PAD)



TOP VIEW


BOTTOM VIEW


## FRONT VIEW



RECOMMENDED LAND PATTERN


DETAIL "A"

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

