

Power Supply IC Series for TFT-LCD Panels

# Gamma voltage generated IC with built-in DAC

**BD81010MUV**

## General Description

The feature of gamma voltage generated IC BD81010MUV provides a single-chip solution with a high-precision 10-bit DAC setting controlled by I<sup>2</sup>C serial communications interface, a buffer amp (14ch), and an operational amplifier for HVDD (1ch).

## Key Specifications

- Power Supply Voltage Range(VDD): 2.1V to 3.6V
- Power Supply Voltage Range(VCC): 8.0V to 18.0V
- Operating Temperature Range: -40°C to +85°C

## Features


- Single-chip Design means Fewer Components
- Built in 10bit DAC (14ch)
- Built in DAC Output Buffer Amplifier (14ch)
- Built in Operation Amplifier (1ch) for HVDD
- I<sup>2</sup>C Interface ( SDA, SCL )
- Thermal Shutdown Circuit
- Under-voltage Lockout Protection Circuit
- Power ON Reset Circuit
- Input Tolerant ( SDA, SCL, EN )

## Applications


It may be used with TFT-LCD panels, such as big screen and high resolution LCD televisions.

## Package


W(Typ) x D(Typ) x H(Max)



Block Diagram



Pin Configuration



Pin Description

PIN No.	Pin name	Function	PIN No.	Pin name	Function
1	EN	VDAC enable pin	17	VCC	Power supply input
2	DGND	Logic , Protection circuit GND input	18	DACGND	GND input for DAC
3	VDD	Logic power supply input	19	VDD	Logic power supply input
4	SDA	Serial data input pin	20	FB	Feedback pin
5	SCL	Serial clock input pin	21	REFIN	DAC reference voltage input pin
6	INP	Amplifier + input pin	22	VDAC	DAC voltage output
7	INN	Amplifier – input pin	23	DACGND	GND input for DAC
8	HVDD	HVDD amplifier output pin	24	VCC	Power supply input
9	OUT6	Gamma output pin	25	GND	Buffer amplifier GND input
10	OUT5	Gamma output pin	26	OUT13	Gamma output pin
11	OUT4	Gamma output pin	27	OUT12	Gamma output pin
12	OUT3	Gamma output pin	28	OUT11	Gamma output pin
13	OUT2	Gamma output pin	29	OUT10	Gamma output pin
14	OUT1	Gamma output pin	30	OUT9	Gamma output pin
15	OUT0	Gamma output pin	31	OUT8	Gamma output pin
16	GND	Buffer amplifier GND input	32	OUT7	Gamma output pin

**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power Supply Voltage 1	V <sub>DD</sub>	4.5	V
Power Supply Voltage 2	V <sub>CC</sub>	19.0	V
REFIN Voltage	V <sub>REFIN</sub>	7.0	V
DAC Reference Voltage	V <sub>DAC</sub>	7.0	V
OP. Amplifier Input Pin Voltage	V <sub>INP</sub> , V <sub>INN</sub>	15.0	V
Functional Pin Voltage	V <sub>EN</sub>	4.5	V
2 Lines Serial Terminal Voltage	V <sub>SDA</sub> , V <sub>SCL</sub>	4.5	V
Junction Temperature	T <sub>jmax</sub>	150	°C
Power Dissipation	P <sub>d</sub>	4.56 (Note 1)	W
Operating Temperature Range	T <sub>opr</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

(Note 1) To use the IC at temperatures over Ta=25°C, derate power rating by 27.4mW/°C.

When mounted on a four-layer glass epoxy board measuring 74.2mm x 74.2mm x 1.6mm.

**Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Recommended Operating Conditions** (Ta=-40°C to +85°C)

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage 1	V <sub>DD</sub>	2.1	3.6	V
Power Supply Voltage 2	V <sub>CC</sub>	8.0	18.0	V
REFIN Voltage	V <sub>REFIN</sub>	2.1	5.5	V
DAC Reference Voltage	V <sub>DAC</sub>	2.1	5.5	V
OP. Amplifier Input Pin Voltage	V <sub>INP</sub> , V <sub>INN</sub> ( < V <sub>CC</sub> H - 2.5[V] )	0.0	14.0	V
Function Terminal Voltage	V <sub>EN</sub>	-0.1	+3.6	V
2 Lines Serial Terminal Voltage	V <sub>SDA</sub> , V <sub>SCL</sub>	-0.1	+3.6	V
2 Lines Serial Frequency	f <sub>CLK</sub>	-	400	kHz
VDAC Output Capacity	C <sub>VDAC</sub>	1.0	-	μF

**Electrical Characteristics** (Unless otherwise noted, Ta=25°C, V<sub>DD</sub>=3.3V, V<sub>CC</sub>=15.0V, V<sub>REFIN</sub>=5.0V)

Parameter	Symbol	Limit			Unit	Condition
		MIN	TYP	MAX		
<b>【 Regulator (VDAC) 】</b>						
FB Voltage	V <sub>FB</sub>	0.492	0.500	0.508	V	
Input Bias Current	I <sub>FB</sub>	-1.2	0.0	1.2	μA	V <sub>FB</sub> =0.60V
Current Capability	I <sub>o</sub>	10	50	-	mA	
<b>【 Gamma Amplifier 】</b>						
Sink Current Capability Nch Side (AMP0)	I <sub>ooA</sub>	-	-10.0	-6.6	mA	during REG0=3BBh (14.0V) setting, OUT0=15V input
Sink Current Capability Nch Side (AMP1 to AMP12)	I <sub>ooB</sub>	-	-30	-20	mA	during REG1 to REG12=199h (6.0V) setting, OUT1 to OUT12=7V input
Sink Current Capability Nch Side (AMP13)	I <sub>ooC</sub>	-	-60	-40	mA	during REG13=043h (1.0V) setting, OUT13=2V input
Source Current Capability Pch Side (AMP0)	I <sub>oiA</sub>	40	60	-	mA	during REG0=3BBh (14.0V) setting, OUT0=13V input
Source Current Capability Pch Side (AMP1 to AMP12)	I <sub>oiB</sub>	20	30	-	mA	during REG1 to REG12=199h (6.0V) setting, OUT1 to OUT12=5V
Source Current Capability Pch Side (AMP13)	I <sub>oiC</sub>	6.6	10.0	-	mA	during REG13=043h (1.0V) setting, OUT13=0V input
Load Stability (OUT0)	ΔVO-A	-	10	70	mV	I <sub>o</sub> =0mA to -30mA REG0=199h (6.0V) setting
Load Stability (OUT1 to OUT12)	ΔVO-B	-	10	70	mV	I <sub>o</sub> =-15mA to 15mA REG1 to REG12=199h (6.0V) setting
Load Stability (OUT13)	ΔVO-C	-	10	70	mV	I <sub>o</sub> =0mA to 30mA REG13=199h (6.0V) setting
MAX Output Voltage (OUT0)	VOH-A	V <sub>CC</sub> -0.20	V <sub>CC</sub> -0.10	-	V	I <sub>o</sub> =-30mA
MAX Output Voltage (OUT1 to OUT12)	VOH-B	V <sub>CC</sub> -1.00	V <sub>CC</sub> -0.50	-	V	I <sub>o</sub> =-15mA
MAX Output Voltage (OUT13)	VOH-C	V <sub>CC</sub> -0.60	V <sub>CC</sub> -0.30	-	V	I <sub>o</sub> =-5mA
MIN Output Voltage (OUT0)	VOL-A	-	0.30	0.60	V	I <sub>o</sub> =5mA
MIN Output Voltage (OUT1 to OUT12)	VOL-B	-	0.60	1.20	V	I <sub>o</sub> =15mA
MIN Output Voltage (OUT13)	VOL-C	-	0.10	0.20	V	I <sub>o</sub> =30mA
Slew Rate (AMP0)	SR-A	1	4	-	V/μsec	OUT0=No-load
Slew Rate (AMP1 to OUT12)	SR-B	1	4	-	V/μsec	OUT1 to OUT12= No-load
Slew Rate (AMP13)	SR-C	1	4	-	V/μsec	OUT13= No-load
<b>【 10 Bit DAC 】</b>						
Resolution	RES	-	10	-	Bit	
Integral Non-linearity Error (INL)	LE	-2	-	+2	LSB	00Ah to 3F5h is the allowable margin of error against the ideal linear.
Differential Non-linearity Error (DNL)	DLE	-2	-	+2	LSB	00Ah to 3F5h is the allowable margin of error against the ideal increase of 1LSB.

**Electrical Characteristics – continued** (Unless otherwise noted, Ta=25°C, V<sub>DD</sub>=3.3V, V<sub>CC</sub>=15.0V, V<sub>REFIN</sub>=5.0V )

Parameter	Symbol	Limit			Unit	Condition
		MIN	TYP	MAX		
<b>【 Control Signal 1 (EN) 】</b>						
Threshold Voltage 1	V <sub>ENth1</sub>	0.8	-	1.7	V	
Threshold Voltage 2	V <sub>ENth2</sub>	0.6	-	1.7	V	V <sub>DD</sub> =2.5V
Input Sinking Current	I <sub>EN</sub>	10.0	16.5	23.1	μA	V <sub>EN</sub> =3.3V
<b>【 Control Signal 2 (SDA, SCL) 】</b>						
Threshold Voltage 1	V <sub>th1</sub>	0.8	-	1.7	V	
Threshold Voltage 2	V <sub>th2</sub>	0.6	-	1.7	V	V <sub>DD</sub> =2.5V
MIN Output Voltage	V <sub>OCL</sub>	-	-	0.4	V	I <sub>SDA</sub> =3mA
<b>【 Operation Amplifier 】</b>						
Input Offset Voltage	V <sub>OFF-HV</sub>	-15	-	+15	mV	
Input Bias Current	I <sub>B-HV</sub>	-1.2	0.0	+1.2	μA	
Sink Current Capability (Nch side)	I <sub>ooHV</sub>	-	-100	-66	mA	during V <sub>INP</sub> = 7V, INN = HVDD setting, V <sub>HVDD</sub> =8V input
Source Current Capability (Pch side)	I <sub>oiHV</sub>	66	100	-	mA	during V <sub>INP</sub> = 7V, INN = HVDD setting, V <sub>HVDD</sub> =6V input
Load Stability	ΔV <sub>O-HV</sub>	-	10	70	mV	V <sub>INP</sub> = 7V, INN = HVDD setting I <sub>O</sub> =-50mA to +50mA
MAX Output Voltage	V <sub>OH-HV</sub>	V <sub>CC</sub> -0.20	V <sub>CC</sub> -0.10	-	V	I <sub>O</sub> =-30mA
MIN Output Voltage	V <sub>OL-HV</sub>	-	0.10	0.20	V	I <sub>O</sub> =30mA
Slew Rate	SRHV	1	4	-	V/μsec	HVDD=No-load
<b>【 Whole Device 】</b>						
VDD under-voltage Protection Voltage	V <sub>DDUV</sub>	1.7	1.9	2.1	V	VDD falling voltage
VDD under-voltage Protection Hysteresis Voltage	V <sub>DDHY</sub>	-	100	-	mV	
VCC under-voltage Protection Voltage	V <sub>CCUV</sub>	2.3	2.6	2.9	V	VCC falling voltage
VCC under-voltage Protection Hysteresis Voltage	V <sub>CCHY</sub>	-	400	-	mV	
REFIN under-voltage Protection Voltage	V <sub>REFUV</sub>	1.7	1.9	2.1	V	REFIN falling voltage
REFIN under-voltage Protection Hysteresis Voltage	V <sub>REFHY</sub>	-	100	-	mV	
VDD Circuit Current	I <sub>CCCL</sub>	0.31	0.51	0.71	mA	No-load output, DAC initial value setting
VCC Circuit Current	I <sub>CCCH</sub>	4.4	8.6	13.2	mA	No-load output, DAC initial value setting

## Operation of each block

### (1) Regulator (VDAC)

This is a regulator block for setting a reference voltage of DAC.

VDAC has enable function so that if EN=Low, shut down is performed, or EN=High, settable VDAC voltage by FB voltage and external resistor. At this time, VDAC voltage < 5.5[V] (MAX operating voltage) should be configured.

VDAC output capacity (C11) is set over 1[μF].

Phase compensation (C12) is able to use as OPEN, but it is recommended to set the PCB pattern.




Figure 1. Regulator block

$$VDAC = 0.50 \times \frac{R11 + R12}{R12} [V]$$

Example) In case R11=18[kΩ], R12=2 [kΩ], VDAC equals to 5.0[V].

10[kΩ] to 100[kΩ] is a recommended range for the sum of setting value of R11,R12. If the setting is below 10[kΩ], consumption current may increase, thus resulting in degraded power efficiency. If the setting exceeds 100[kΩ], offset voltage is likely increase due to the input bias current.

## (2) 10 Bit DAC Block

## • Serial data control block

The serial interface uses a 2-line serial data format (SCL, SDA).

The serial data control block consists of a register that stores data from the SDA and SCL pins, and a DAC circuit that receives the output from this register and provides adjusted voltages to other IC blocks.




Figure 2. Serial Block Diagram

## • Register ( Ch0 to Ch13 )

A serial signal (consisting of 10-bit gamma correction voltage values) input using the serial interface or I<sup>2</sup>C bus interface is held for each register address.

Data is initialized by the reset signal generated during a power-on reset.

## • DAC

The DAC LOGIC converts the 10-bit digital signal read to the register to a voltage.

## • Amp ( Ch0 to Ch13 )

The Amp amplifies the voltage output from the DAC LOGIC by 3 times.

While Under Voltage Lock-Out (UVLO) circuit or Thermal Shut Down (TSD) circuit is operating, output goes into Hi-z.

In case connecting high capacity capacitor with low ESR, damping is needed with a resistor to keep phase margin.

- Output Voltage setting mode  
Writes to a register address specified by I<sup>2</sup>C BUS.  
Mode for writing from I<sup>2</sup>C BUS to register are ( i )Single mode and ( ii )Multi mode.  
On single mode, write data to one designated register.  
On multi mode, multi data write can be performed continuously from a start address register specified with the second byte of data.  
Single mode or multi mode can be configured by having or not having “stop bit”.

(i) Single mode timing chart




Figure 3. Output Voltage Setting (Single mode)

(ii) Multi mode timing chart





Figure 4. Output Voltage Setting (Multi mode)

- Device address  
Device addresses A6 to A0 are specific to the IC and should be set as follows: (A6 to A0) = 1110110.  
The lower 4 bits (R3 to R0) of the second byte are used to store the register address.  
R6 to R4 should be set to 0 as usual.


• Command interface

Use I<sup>2</sup>C BUS for command interface with host. Writing or reading by specifying 1 byte select address, along with slave address. I<sup>2</sup>C BUS Slave mode format is shown below.




- S : Start condition
- Slave Address : After slave mode(7bit), with read mode (H) or light mode (L), send 8 bit data in all. (MSB first))
- A : Acknowledge  
 Added acknowledge bit per byte in sending and receiving data.  
 If the data is sent/ received properly, "L" is send/ received.  
 Sending/ Receiving "H" means lack of acknowledge.
- Select Address : Use 1 byte select address.
- DATA : Data byte. Sending/ Receiving data. (MSB first) .
- P : Stop condition

The case where writing 3FCh to DAC1 (Single mode)



: Slave from master       : Master from slave

The case where writing 3FCh from DAC0 to DAC3 (Multi mode)



: Slave from master       : Master from slave

• DAC register address diagram

Register Address				Register name	BIT										Initial value	Output pin
R3	R2	R1	R0		7	6	5	4	3	2	1	0				
0	0	0	0	Register 0	DATA0	X	X	X	X	X	X	D9	D8	03BBh	OUT0	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0	1	Register 1	DATA0	X	X	X	X	X	X	D9	D8	0376h	OUT1	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	1	0	Register 2	DATA0	X	X	X	X	X	X	D9	D8	0332h	OUT2	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	1	1	Register 3	DATA0	X	X	X	X	X	X	D9	D8	02EEh	OUT3	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	1	0	0	Register 4	DATA0	X	X	X	X	X	X	D9	D8	02AAh	OUT4	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	1	0	1	Register 5	DATA0	X	X	X	X	X	X	D9	D8	0265h	OUT5	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	1	1	0	Register 6	DATA0	X	X	X	X	X	X	D9	D8	0221h	OUT6	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
0	1	1	1	Register 7	DATA0	X	X	X	X	X	X	D9	D8	01DDh	OUT7	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	0	0	0	Register 8	DATA0	X	X	X	X	X	X	D9	D8	0199h	OUT8	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	0	0	1	Register 9	DATA0	X	X	X	X	X	X	D9	D8	0154h	OUT9	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	0	1	0	Register 10	DATA0	X	X	X	X	X	X	D9	D8	0110h	OUT10	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	0	1	1	Register 11	DATA0	X	X	X	X	X	X	D9	D8	00CCh	OUT11	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	1	0	0	Register 12	DATA0	X	X	X	X	X	X	D9	D8	0088h	OUT12	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			
1	1	0	1	Register 13	DATA0	X	X	X	X	X	X	D9	D8	0043h	OUT13	
					DATA1	D7	D6	D5	D4	D3	D2	D1	D0			

DATA0 : Upper 8 bits, DATA1 : Lower 8 bit, X : don't care, D9 to D0 : Data bit

•I<sup>2</sup>C Timing




Figure 5. Timing

•Timing regulation

Parameter	Symbol	FAST mode			Unit
		MIN	TYP	MAX	
SCL Frequency	f <sub>SCL</sub>	-	-	400	kHz
SCL "H" time	t <sub>HIGH</sub>	0.6	-	-	μs
SCL "L" time	t <sub>LOW</sub>	1.2	-	-	μs
Rise time	t <sub>R</sub>	-	-	0.3	μs
Fall time	t <sub>F</sub>	-	-	0.3	μs
Start condition holding time	t <sub>HD:STA</sub>	0.6	-	-	μs
Start condition setup time	t <sub>SU:STA</sub>	0.6	-	-	μs
SDA Holding time	t <sub>HD:DAT</sub>	100	-	-	ns
SDA Setup time	t <sub>SU:DAT</sub>	100	-	-	ns
Acknowledge delay time	t <sub>PD</sub>	-	-	0.9	μs
Acknowledge holding time	t <sub>DH</sub>	-	0.1	-	μs
Stop condition setup time	t <sub>SU:STO</sub>	0.6	-	-	μs
BUS open time	t <sub>BUF</sub>	1.2	-	-	μs
Noise spike width	t <sub>i</sub>	-	0.1	-	μs

•Buffer output setting

The relation between buffer output voltage (OUT0 to OUT13) and DAC setting value is shown below.

$$Output\ voltage\ (OUT0\ to\ OUT13) = \frac{DAC\ setting\ value + 1}{1024} \times 3 \times REFIN$$

Buffer output terminals OUT0 to OUT13 output after UVLO release of VCC. While UVLO detection, the output is HiZ.

## (3) Operation amplifier for HVDD

If output current ability over  $\pm 20\text{mA}$  is needed for DAC output, shown below.

Only using an amplifier, voltage is able to set by resistor, shown below Figure 7.

- For the reference side, use the regulator output type of power supply.
- It is recommended to set the RCOM1, RCOM2 in the range of  $10\text{k}\Omega$  to  $100\text{k}\Omega$ .  
Setting them to not more than  $10\text{k}\Omega$  may increase current consumption, thus resulting in degraded power efficiency.  
Setting them to not less than  $100\text{k}\Omega$  may result in higher offset voltage due to the input bias current of  $0.1\mu\text{A}$ (TYP).
- In case connecting HVDD with low ESR capacitor, damping is needed with a resistor (R32) to keep phase margin.

Use the buffer type if HVDD is not used, and ground the INP pin.




Figure 6. Use as output for DAC




Figure 7. Use amplifier only by having resistor divider

## (4) Power On Reset

When the digital power supply VDD is activated, each IC generates a reset digital to initialize the serial I/F and each registers.

## (5) UVLO(Under Voltage Lock Out)

Turns output OFF when the voltage of digital power supply VDD, amplifier power supply VCC and DAC reference voltage REFIN goes below the limit value.

## (6) TSD(Thermal Shut Down)

The TSD circuit turns output off when the chip temperature reaches or exceeds approximately  $175^\circ\text{C}$  in order to prevent thermal destruction or thermal runaway. When the chip returns to a specified temperature, the circuit resets.

The TSD circuit is designed only to protect the IC itself. Application thermal design should ensure operation of the IC below the junction temperature of approximately  $150^\circ\text{C}$ .

Sequence image

1. EN=High before VCC power supply turns ON




Figure 8. Sequence image 1

2. EN=High after VCC power supply turns ON




Figure 9. Sequence image 2

## Operational Notes

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Thermal Consideration

Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the maximum junction temperature rating.

### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.  
 When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 10. Example of monolithic IC structure

13. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

Ordering Information






Marking Diagram



Physical Dimension, Tape and Reel Information

Package Name	VQFN032V5050
--------------	--------------



(UNIT : mm)  
 PKG : VQFN032V5050  
 Drawing No. EX461-5001-2

**<Tape and Reel information>**

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand )

\* Order quantity needs to be multiple of the minimum quantity.

## Revision History

Date	Revision	Changes
19.Feb.2016	001	New Release

# Notice

## Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - Installation of protection circuits or other protective devices to improve system safety
  - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
  - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - Sealing or coating our Products with resin or other coating materials
  - Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

### Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

### Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

### Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

### Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

### Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

**General Precaution**

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.



BD81010MUV - Web Page

[Distribution Inventory](#)

Part Number	BD81010MUV
Package	VQFN032V5050
Unit Quantity	2500
Minimum Package Quantity	2500
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes