# UT54ACS74/UT54ACTS74

# **Dual D Flip-Flops with Clear & Preset**

Datasheet November 2010 www.aeroflex.com/logic



#### **FEATURES**

- **□** 1.2μ CMOS
  - Latchup immune
- ☐ High speed
- ☐ Low power consumption
- ☐ Single 5 volt supply
- ☐ Available QML Q or V processes
- ☐ Flexible package
  - 14-pin DIP
  - 14-lead flatpack
- ☐ UT54ACS74 SMD 5962-96534
- ☐ UT54ACTS74 SMD 5962-96535

#### **DESCRIPTION**

The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The devices are characterized over full military temperature range of -55°C to +125°C.

### **FUNCTION TABLE**


INPUTS			OUTPUT		
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Χ	X	L	н
L	L	X	Χ	H <sup>1</sup>	H <sup>1</sup>
Н	Н	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
Н	Н	L	Х	$Q_{o}$	$\overline{Q}_o$

#### Note:

1. The output levels in this configuration are not guaranteed to meet the minimum levels for  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  maximum. In addition, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

### **PINOUTS**


## 14-Pin DIP Top View



## 14-Lead Flatpack Top View

CLR1	1	14	$V_{DD}$
D1	2	13	CLR2
CLK1	3	12	D2
PRE1	4	11	CLK2
Q1	5	10	PRE2
Q1	6	9	Q2
$v_{ss}$	7	8	Q2


#### LOGIC SYMBOL



#### Note:

Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

# LOGIC DIAGRAM



# OPERATIONAL ENVIRONMENT<sup>1</sup>

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold <sup>2</sup>	80	MeV-cm <sup>2</sup> /mg
SEL Threshold	120	MeV-cm <sup>2</sup> /mg
Neutron Fluence	1.0E14	n/cm <sup>2</sup>

#### **Notes:**

1. Logic will not latchup during radiation exposure within the limits defined in the table. 2. Device storage elements are immune to SEU affects.

### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
$V_{\mathrm{DD}}$	Supply voltage	-0.3 to 7.0	V
$V_{\rm I/O}$	Voltage any pin	3 to V <sub>DD</sub> +.3	V
$T_{STG}$	Storage Temperature range	-65 to +150	°C
$T_{J}$	Maximum junction temperature	+175	°C
$T_{LS}$	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
$P_{D}$	Maximum power dissipation	1	W

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	°C

Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS $^7$

 $(V_{DD} = 5.0V \pm 10\%; \ V_{SS} = \ 0V^6, \ -55^\circ C < T_C < +125^\circ C); \ Unless \ otherwise \ noted, \ Tc \ is \ per \ the \ temperature \ range \ ordered.$ 

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V <sub>IL</sub>	Low-level input voltage <sup>1</sup> ACTS ACS			0.8 .3V <sub>DD</sub>	V
V <sub>IH</sub>	High-level input voltage <sup>1</sup> ACTS ACS		.5V <sub>DD</sub> .7V <sub>DD</sub>		V
I <sub>IN</sub>	Input leakage current ACTS/ACS	$V_{IN} = V_{DD}$ or $V_{SS}$	-1	1	μА
V <sub>OL</sub>	Low-level output voltage <sup>3</sup> ACTS ACS	$I_{OL} = 8.0 mA$ $I_{OL} = 100 \mu A$		0.40 0.25	V
V <sub>OH</sub>	High-level output voltage <sup>3</sup> ACTS ACS	$I_{OH} = -8.0 \text{mA}$ $I_{OH} = -100 \mu \text{A}$	.7V <sub>DD</sub> V <sub>DD</sub> - 0.25		V
I <sub>OS</sub>	Short-circuit output current <sup>2</sup> , <sup>4</sup> ACTS/ACS	$V_{O} = V_{DD}$ and $V_{SS}$	-200	200	mA
I <sub>OL</sub>	Output current <sup>10</sup> (Sink)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$	8		mA
I <sub>OH</sub>	Output current <sup>10</sup> (Source)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-8		mA
P <sub>total</sub>	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50 pF$		1.9	mW/ MHz
I <sub>DDQ</sub>	Quiescent Supply Current	$V_{DD} = 5.5V$		10	μA
ΔI <sub>DDQ</sub>	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
C <sub>IN</sub>	Input capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF
C <sub>OUT</sub>	Output capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF

#### **Notes:**

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , -0%;  $V_{IL} = V_{IL}(max) + 0\%$ , -0%, -0%; -050%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}$ (min) and  $V_{IL}$ (max).
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765
- pF/MHz.

  4. Not more than one output may be shorted at a time for maximum duration of one second.

  5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V<sub>SS</sub> at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.

  6. Maximum allowable relative shift equals 50mV.

  7. All specifications valid for radiation dose ≤ 1E6 rads(Si).

- 8. Power does not include power contribution of any TTL output sink current.

  9. Power dissipation specified per switching output.

  10. This value is guaranteed based on characterization data, but not tested.

AC ELECTRICAL CHARACTERISTICS  $^2$  ( $V_{DD} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V^1$ , -55°C <  $T_C$  < +125°C); Unless otherwise noted, Tc is per the temperature range ordered.

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PHL</sub>	CLK to Q, Q	3	21	ns
t <sub>PLH</sub>	CLK to Q, Q	1	20	ns
t <sub>PLH</sub>	PRE to Q	1	15	ns
t <sub>PHL</sub>	PRE to Q	3	19	ns
t <sub>PHL</sub>	CLR to Q	3	19	ns
t <sub>PLH</sub>	CLR to Q	1	15	ns
$f_{MAX}$	Maximum clock frequency		71	MHz
t <sub>SU1</sub>	PRE or CLR inactive Setup time before CLK ↑	5		ns
t <sub>SU2</sub>	Data setup time before CLK ↑	5		ns
t <sub>H</sub> <sup>3</sup>	Data hold time after CLK ↑	2		ns
t <sub>W</sub>	Minimum pulse width PRE or CLR low CLK high CLK low	7		ns

Notes:


1. Maximum allowable relative shift equals 50mV.

2. All specifications valid for radiation dose ≤ 1E6 rads(Si).


3. Based on characterization, hold time (t<sub>H</sub>) of 0ns can be assumed if data setup time (t<sub>SU2</sub>) is ≥10ns. This is guaranteed, but not tested.

# **PACKAGING**


# **Side-Brazed Packages**



# FLATPACK PACKAGES



#### UT54ACS74/UT54ACTS74: SMD



#### Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- $3. \ Total \ dose \ radiation \ must \ be \ specified \ when \ ordering. \ QML \ Q \ and \ QML \ V \ not \ available \ without \ radiation \ hardening. For \ prototype \ inquiries, \ contact \ factory.$
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

# Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC

www.aeroflex.com

Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL

Tel: 805-778-9229 Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST

Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

info-ams@aeroflex.com

Aeroflex UTMC Microelectronic Systems Inc. (Aeroflex) reserves the right to make changes to any products and

services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.









Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused