



32-bit ARM® Cortex®-M0+ FM0+ Microcontroller

The S6E1C3 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost. This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADC and communication interfaces (UART, CSIO (SPI), I²C, I²S, Smart Card, and USB). The products which are described in this data sheet are placed into TYPE3-M0+ product categories in "FM0+ Family Peripheral Manual".

Features

32-bit ARM Cortex-M0+ Core

- ■Processor version: r0p1
- ■Maximum operating frequency: 40.8 MHz
- Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 24 peripheral interrupt with 4 selectable interrupt priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

Bit Band Operation

Compatible with Cortex-M3 bit band operation.

On-Chip Memory

- ■Flash memory
 - □ Up to 128 Kbytes
 - □ Read cycle: 0 wait-cycle
 - □ Security function for code protection

■SRAM

The on-chip SRAM of this series has one independent SRAM.

- □ Up to 16 Kbvtes
- □ 4Kbytes: can retain value in Deep standby Mode

USB Interface

USB interface is composed of Device and Host With Main PLL, USB clock can be generated by multiplication of Main clock.

■USB Device

- □ USB 2.0 Full-Speed supported
- □ Max 6 EndPoint supported
 - · EndPoint 0 is control transfer
 - EndPoint 1, 2 can be selected Bulk-transfer. Interrupt-transfer or Isochronous-transfer
 - · EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
 - · EndPoint 1 to 5 comprise Double Buffer
 - · The size of each EndPoint is according to the follows
 - EndPoint 0, 2 to 5: 64 bytes
 - · EndPoint 1: 256 bytes

- □ Bulk-transfer, Interrupt-transfer and Isochronous-transfer support
- □ USB Device connected/disconnected automatically detect
- □ IN/OUT token handshake packet automatically
- ☐ Max 256-byte packet-length supported
- □ Wake-up function supported

Multi-Function Serial Interface (Max 6channels)

- ■3 channels with 64Byte FIFO (Ch.4, 6 and 7), 3 channels without FIFO (Ch.0, 1 and 3)
- ■The operation mode of each channel can be selected from one of the following.
 - ПUART
- ☐ CSIO (CSIO is known to many customers as SPI)
- \Box I^2C

■UART

- □ Full duplex double buffer
- □ Parity can be enabled or disabled.
- □ Built-in dedicated baud rate generator
- □ External clock available as a serial clock
- □ Hardware Flow control*: Automatically control the transmission by CTS/RTS (only ch.4)
 *: S6E1C32B0A/S6E1C31B0A and
- S6E1C32C0A/S6E1C31C0A do not support Hardware Flow control.
- □ Various error detection functions (parity errors, framing errors, and overrun errors)
- ■CSIO (also known as SPI)
 - ☐ Full duplex double buffer
 - □ Built-in dedicated baud rate generator
- □ Overrun error detection function
- □ Serial chip select function (ch1 and ch6 only)
- □ Data length: 5 to 16 bits

■I²C

- □ Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400 kbps) supported.
- ■I²S (MFS-I2S)
 - □ Using CSIO (Max 2 ch: ch.4, ch.6) and I²S clock generator
 - ☐ Supports two transfer protocol
 - I²S
 - · MSB-justified
 - □ Master mode only

■USB host

□ USB 2.0 Full/Low-Speed supported



I2C Slave

■I2C Slave supports the slave function of I2C and wake-up function from Standby mode.

Descriptor System Data Transfer Controller (DSTC) (64 Channels)

- ■The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor that has already been constructed on the memory, can access directly the memory / peripheral device and performs the data transfer operation.
- ■It supports the software activation, the hardware activation, and the chain activation functions

A/D Converter (Max: 8 Channels)

- ■12-bit A/D Converter
 - □ Successive approximation type
 - □ Conversion time: 2.0 µs @ 2.7 V to 3.6 V
 - □ Priority conversion available (2 levels of priority)
 - □ Scan conversion mode
 - ☐ Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)

Base Timer (Max: 8 Channels)

The operation mode of each channel can be selected from one of the following.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16/32-bit reload timer
- ■16/32-bit PWC timer

General-Purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

- ■All ports are Fast GPIO which can be accessed by 1cycle
- ■Capable of controlling the pull-up of each pin
- ■Capable of reading pin level directly
- ■Port relocate function
- ■Up to 54 fast general-purpose I/O ports @64-pin package
- Certain ports are 5 V tolerant. See 4.List of Pin Functions and 5.I/O Circuit Typefor the corresponding pins.

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

- ■Free-running mode
- ■Periodic mode (= Reload mode)
- ■One-shot mode

Real-Time Clock

The Real-time Clock counts year/month/day/hour/minute/second/day of the week from year 00 to year 99.

- ■The RTC can generate an interrupt at a specific time (year/month/day/hour/minute/second/day of the week) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.
- ■It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
- ■It can keep counting while rewriting the time.
- ■It can count leap years automatically.

Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

External Interrupt Controller Unit

- ■Up to 12 external interrupt input pins
- ■Non-maskable interrupt (NMI) input pin: 1

Watchdog Timer (2 Channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, hardware watchdog and software watchdog.

The hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the hardware watchdog is active in any low-power consumption modes except RTC, Stop, Deep standby RTC and Deep standby Stop mode.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

■ CCITT CRC16 and IEEE-802.3 CRC32 are supported.

□ CCITT CRC16 Generator Polynomial: 0x1021

□ IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

HDMI-CEC/Remote Control Receiver (Up to 2 Channels)

- ■HDMI-CEC transmitter
- ☐ Header block automatic transmission by judging Signal free
- ☐ Generating status interrupt by detecting Arbitration lost



- □ Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
- ☐ Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)
- ■HDMI-CEC receiver
 - □ Automatic ACK reply function available
 - □ Line error detection function available
- ■Remote control receiver
 - □ 4 bytes reception buffer
 - □ Repeat code detection function available

Smart Card Interface (Max 1 Channel)

- ■Compliant with ISO7816-3 specification
- ■Card Reader only/B class card only
- Available protocols
 - ☐ Transmitter: 8E2, 8O2, 8N2
 - ☐ Receiver: 8E1, 8O1, 8N2, 8N1, 9N1
 - □ Inverse mode
- ■TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)

Clock and Reset

■Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

□ Main clock: 8 MHz to 48 MHz
□ Sub clock: 32.768 kHz

☐ Built-in high-speed CR clock: 8 MHz☐ Built-in low-speed CR clock: 100 kHz☐ Built-in low-speed CR clock: 100 kHz☐ Built-in low-speed CR clock: 100 kHz☐ Built-in high-speed CR clock: 100 kHz☐ Built-in low-speed CR c

□ Main PLL clock 8MHz to 16MHz (Input), 75MHz to 150MHz (Output)

■Resets

- □ Reset request from the INITX pin
- □ Power on reset
- □ Software reset
- □ Watchdog timer reset
- □ Low-voltage detection reset
- □ Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-Voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- ■LVD1: monitor V_{CC} and error reporting via an interrupt
- ■LVD2: auto-reset operation

Low Power Consumption Mode

This series has six low power consumption modes.

- ■Sleep
- ■Timer
- **■**RTC
- ■Stop
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby Stop (selectable between keeping the value of RAM and not)

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Debug

- Serial Wire Debug Port (SW-DP)
- ■Micro Trace Buffer (MTB)

Unique ID

A 41-bit unique value of the device has been set.

Power Supply

■Wide voltage range:


VCC = 1.65V to 3.6 V

VCC = 3.0V to 3.6V (when USB is used)



Table of Contents

Features	
1. Product Lineup	6
2. Packages	7
3. Pin Assignment	8
4. List of Pin Functions	15
5. I/O Circuit Type	28
6. Handling Precautions	33
6.1 Precautions for Product Design	33
6.2 Precautions for Package Mounting	34
6.3 Precautions for Use Environment	36
7. Handling Devices	37
8. Block Diagram	40
9. Memory Map	41
10. Pin Status in Each CPU State	44
11. Electrical Characteristics	47
11.1 Absolute Maximum Ratings	47
11.2 Recommended Operating Conditions	48
11.3 DC Characteristics	49
11.3.1 Current Rating	49
11.3.2 Pin Characteristics	54
11.4 AC Characteristics	55
11.4.1 Main Clock Input Characteristics	55
11.4.2 Sub Clock Input Characteristics	56
11.4.3 Built-in CR Oscillation Characteristics	57
11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL)	58
11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input	
of the Main PLL)	58
11.4.6 Reset Input Characteristics	59
11.4.7 Power-on Reset Timing	
11.4.8 Base Timer Input Timing	
11.4.9 CSIO/SPI/UART Timing	
11.4.10 External Input Timing	
11.4.11 I ² C Timing / I2C Slave Timing	
11.4.12 I ² S Timing (MFS-I2S Timing)	80
11.4.13 Smart Card Interface Characteristics	
11.4.14 SW-DP Timing	83
11.5 12-bit A/D Converter	
11.6 USB Characteristics	87
11.7 Low-Voltage Detection Characteristics	92
11.7.1 Low-Voltage Detection Reset	
11.7.2 Low-Voltage Detection Interrupt	
11.8 Flash Memory Write/Erase Characteristics	
11.9 Return Time from Low-Power Consumption Mode	
11.9.1 Return Factor: Interrupt/WKUP	
11.9.2 Return Factor: Reset	
12. Ordering Information	
13. Package Dimensions	
Document History	





2alac	Salutions	and Loga	l Information	 Λ7
zaits.	. Joiulions.	. anu Leua	ı	 υı



1. Product Lineup

Memory Size

Product name	S6E1C31B0A/ S6E1C31C0A/ S6E1C31D0A	S6E1C32B0A/ S6E1C32C0A/ S6E1C32D0A
On-chip Flash memory	64 Kbytes	128 Kbytes
On-chip SRAM	12 Kbytes	16 Kbytes

Function

Product name	S6E1C32B0A (WLCSP)	S6E1C32B0A/ S6E1C31B0A	S6E1C32C0A/ S6E1C32C0A	S6E1C31D0A/ S6E1C32D0A			
Pin count	TBD	32	48	64			
CPU		Cortex					
Frequency		40.8					
Power supply voltage range		1.65 V t					
USB2.0 (Device/Host)			ınit				
DSTC		64		T			
Multi-function Serial Interface (UART/CSIO/I ² C/I2S)	2 ch. (Max) Ch.0/3 without FIFO	4 ch. (Max) Ch.0/1/3 without FIFO Ch. 6 with FIFO	6 ch. (Max) Ch.0/1/3 without FIFO Ch.4/6/7 with FIFO	6 ch. (Max) Ch.0/1/3 without FIFO Ch.4/6/7 with FIFO			
	128	: No	I2S : 1 ch (Max) Ch. 6 with FIFO	I2S: 2 ch (Max) Ch. 4/6 with FIFO			
Base Timer (PWC/Reload timer/PWM/PPG)	8 ch. (Max)						
Dual Timer		1 u	ınit				
HDMI-CEC/ Remote Control Receiver	1 ch.(Ch		2 ch (Max) Ch.0/1				
I2C Slave	No		1 ch (Max)				
Smart Card Interface		No		1 ch (Max)			
Real-time Clock		1 u	ınit				
Watch Counter			ınit				
CRC Accelerator		Ye					
Watchdog timer		1 ch. (SW) +					
External Interrupt	5 pins (Max), NMI × 1	7 pins (Max), NMI x 1	9 pins (Max), NMI x 1	12 pins (Max), NMI x 1			
I/O port	20 pins (Max)	24 pins (Max)	38 pins (Max)	54 pins (Max)			
12-bit A/D converter	4 ch (1 unit)	6 ch. (1 unit)	8 ch. (1 unit)	8 ch. (1 unit)			
CSV (Clock Supervisor)		Ye					
LVD (Low-voltage Detection)		2 (
Built-in CR High-speed Low-speed		8 MHz (Typ) 100 kHz (Typ)					
Debug Function		SW					
Unique ID		Υe	es				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the I/O port according to your function use.

See "11. Electrical Characteristics 11.4 AC Characteristics 11.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Product name Package	S6E1C32B0A (WLCSP)	S6E1C32B0A/ S6E1C31B0A	S6E1C32C0A/ S6E1C31C0A	S6E1C32D0A/ S6E1C31D0A
WLCSP (TBD)	0		-	-
LQFP: LQB032 (0.80 mm pitch)	-	O	-	-
QFN: WNU032 (0.50 mm pitch)		0		
LQFP: LQA048-02 (0.50 mm pitch)	-	-	0	-
QFN: WNY048 (0.50 mm pitch)	-	-	0	-
LQFP: LQD064-02 (0.50 mm pitch)	-	-	-	0
QFN: WNS064 (0.50 mm pitch)	-	-	-	0

O: Available


Note:

- See "13. Package Dimensions" for detailed information on each package.



3. Pin Assignment


LQD064-02



Note:




WNS064



Note:




LQA048-02



Note:




WNY048



Note:




LQB032



Note:



WNU032



Note:



WLCSP				
		TBD		
		IBD		

Note:



4. List of Pin Functions

List of Pin Numbers

Pin no.					UO almanit	D:
LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)	Pin Function	I/O circuit type	Pin state type
-	·	·	,	P50		
1	1	2	_	SIN3_1	D	K
				INT00_0		
				P51		
2	2	3	-	SOT3_1	D	K
				INT01_0		
				P52		
3	3	4	-	SCK3_1	D	K
				INT02_0		
				P53		
4	4	-	_	TIOA1_2	D	K
				INT07_2		- •
				P30		
				SCS60_1		К
5	5	-	_	TIOB0_1	D	
				INT03_2		
				MI2SWS6_1		
				P31		
				SCK6_1		
6	6	-	_	SI2CSCL6_1	Н	K
				INT04_2		.,
				MI2SCK6_1		
				P31		
		_		SCK6_1	┨	17
-	-	5	-	SI2CSCL6_1	H	K
				INT04_2		
				P32		
				SOT6_1		
_	_			SI2CSDA6_1	┨	.,
7	7	-	-	TIOB2_1	H	K
				INT05_2		
				MI2SDO6_1		
				P32		
				SOT6_1	 н	К
-	-	6	_	SI2CSDA6_1		
			-	TIOB2_1		
				INT05_2		



	Pin	no.			1/0 -: - :	D :						
LQFP-64	LQFP-48	LQFP-32	WLCSP	Pin Function	I/O circuit type	Pin state type						
QFN-64	QFN-48	QFN-32	(TBD)	P33								
				ADTG_6								
8	8	_	_	SIN6_1	Н	К						
U		_	_	INT04_0	╡ ''	IX.						
				MI2SDI6_1								
				P33								
		_		ADTG_6	┦	14						
-	-	7	-	SIN6_1	Н	K						
				INT04_0								
				P34								
9			_	SCS61_1	D	K						
3	_	_	_	TIOB4_1		IX.						
				MI2SMCK6_1								
				P34								
-	9	-	-	SCS61_1	D	K						
				MI2SMCK6_1								
	_	-		P35								
10			-	SCS62_1	D	K						
				TIOB5_1	_							
			+	INT08_1								
			-	P3A	_							
				TIOA0_1 INT03_0								
11	-	-	-	RTCCO_2	D	K						
				SUBOUT_2	-							
										IC1_CIN_0	_	
				P3A								
				TIOA0_1								
-	10	-	-	INT03_0	D	K						
				RTCCO_2								
				SUBOUT_2								
				P3B								
12	-	-	-	TIOA1_1	D	K						
				IC1_DATA_0								
-	11	_	_	P3B	D	K						
				TIOA1_1		, , , , , , , , , , , , , , , , , , ,						
				P3C								
13	-	-	-	TIOA2_1	D	K						
				IC1_RST_0								
-	12	-	-	P3C	D	К						
				TIOA2_1								
1.4				P3D	D	V						
14	-	-	-	TIOA3_1		K						
				IC1_VPEN_0								



	Pin	no.				.
LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)	Pin Function	I/O circuit type	Pin state type
	4.11		(,	P3E		
15	-	-	-	TIOA4_1	D	K
				IC1_VCC_0		
				P3F		
16	-	-	-	TIOA5_1	D	K
				IC1_CLK_0		
17	13	8	-	MD0	I	F
18	14	9	-	PE2	_ A	Α
				X0		
19	15	10	-	PE3	A	В
				X1		
00				P40		1/
20	-	-	-	TIOA0_0	D	K
				INT12_1 P41		
21		_	_	TIOA1_0	D	K
21	-	-	-	INT13_1	-	K
				P42		
22	-	-	-	TIOA2_0	D	K
				P43		
23	-	-	-	ADTG_7	D	К
				TIOA3 0		
				P4C		
24	-	-	-	SCK7_1	D	K
			TIOB3_	TIOB3_0		
	16	_		P4C	D	K
-	10	-	-	SCK7_1	D	N.
25	17	_	_	P4D	D	K
20	17	_	_	SOT7_1	5	11
				P4E		
26	18	-	-	SIN7_1	D	K
				INT06_2		
27	19	11	-	VCC	-	-
28	20	12	-	C	-	-
29	21	13	-	VSS	-	-
30	22	14	-	P46	С	С
				X0A P47		
31	23	15	-	X1A	- c	D
32	24	16	-	INITX	В	E
		- 10		P60		_
	25 17	-	TIOA2_2	\dashv		
33		25 17	-	INT15_1	Н	K
				CEC1_0		



	Pin	no.				.
LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)	Pin Function	I/O circuit type	Pin state type
Q111-0-7	Q111-40	Q114-02	(100)	P1E		
34	_	_	_	RTS4 1	D	К
0.				MI2SMCK4_1	-	
				P1D		
35	-	-	-	CTS4_1	D	K
				MI2SWS4_1		
				P1C		
36	-	-	-	SCK4_1	D	K
				MI2SCK4_1		
				 P1B		
37	-	-	-	SOT4_1	D	K
				MI2SDO4_1		
				 P1B	_	.,
-	26	-	-	SOT4_1	D	K
				 P1A		
				SIN4_1		
38	-	-	-	 INT05_1	Н	K
				CEC0_0		
				 MI2SDI4_1	<u> </u>	
				P1A		
				SIN4_1 H	.,	
-	27	-	-		- INT05_1	⊣ н
			-	CEC0_0		
39		-		P1F	_	.,
	-		-	ADTG_5	D	K
40	00			P10	_	
40	28	18	-	AN00	F	J
				P11		
				AN01		
41	29	19	-	SIN1_1	G	J
				INT02_1		
				WKUP1		
				P12		
42	30	20	-	AN02	F	J
				SOT1_1		
				P13		
				AN03		
43	31	31 21 -	21 -	SCK1_1	F	J
				RTCCO_1		
				SUBOUT_1		
				P14		
				AN04		
44	32	-	-	SIN0_1	F	J
				SCS10_1		
				INT03_1	7	



	Pin	no.				
LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)	Pin Function	I/O circuit type	Pin state type
<u> </u>	<u> </u>	4	(122)	P15		
				AN05		
45	33	-	-	SOT0_1	─ F	J
				SCS11_1		
				P23		
				AN06	_	
46	34	22	-	SCK0_0	F	J
				TIOA7_1		
				P22		
47	35	23	-	AN07	F	J
				TIOB7_1		
48	36	24	-	VCC	-	-
49	37	-	-	AVRH *	-	-
50	38	25	-	AVRL	-	-
				P21		
51	39	26	-	INT06_1	E	K
				WKUP2		
50				P00	_	14
52	-	-	-	WKUP4	E	K
	40		-	P01		
53		27		- SWCLK D	D	K
				SOT0_0		
E 4		-		P02	_	14
54	-		-	WKUP5	E	K
				P03		
		28		SWDIO		14
55	41		-	SIN0_0	D	K
				TIOB7_0		
				P05		
				MD1		
56	42	29	-	TIOA5_2	E	K
				INT00_1		
				WKUP3		
57	43	-	-	VCC	-	-
F 0	4.4	20		P80		0
58	44	30	-	UDM0	J	G
50	45	24		P81		C
59	45	31	<u>-</u>	UDP0	J	G
60	46	32	-	VSS	-	-
				P61	Н	
61	47	-	-	UHCONX0		K
				TIOB2_2		
				P0B	E	
62	-	-	-	TIOB6_1		K
				WKUP6		



	Pin	no.			I/O circuit	Pin state				
LQFP-64	LQFP-48	LQFP-32	WLCSP	Pin Function		type				
QFN-64	QFN-48	QFN-32	(TBD)		type	type				
				P0C						
63	-	-	-	TIOA6_1	E	K				
				WKUP7						
		48 1		P0F						
				NMIX						
64	40		1	1		4	4	WKUP0	E E	
04	40				-	RTCCO_0		I		
				SUBOUT_0						
				CROUT_1						

^{*:} In case of 32-pin package, AVRH pin is internally connected to VCC pin.



List of Pin Functions

				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	ADTG_5		39	-	-	-
ADC	ADTG_6	A/D converter external trigger input pin	8	8	7	-
	ADTG_7		23	-	-	-
	AN00		40	28	18	-
	AN01		41	29	19	-
	AN02		42	30	20	-
400	AN03	A/D converter analog input pin.	43	31	21	-
ADC	AN04	ANxx describes ADC ch.xx.	44	32	-	-
	AN05		45	33	-	-
	AN06		46	34	22	-
	AN07		47	35	23	-
	TIOA0_0	B II LOTION I	20	-	-	-
Base Timer 0	TIOA0_1	Base timer ch.0 TIOA pin	11	10	-	-
	TIOB0_1	Base timer ch.0 TIOB pin	5	5	-	-
	TIOA1_0		21	-	-	-
Base Timer 1	TIOA1_1	Base timer ch.1 TIOA pin	12	11	-	-
	TIOA1_2		4	4	-	-
	TIOA2_0	Base timer ch.2 TIOA pin	22	-	-	-
	TIOA2_1		13	12	-	-
Base Timer 2	TIOA2_2		33	25	17	-
	TIOB2_1	D # 10 TIOD :	7	7	6	-
	TIOB2_2	Base timer ch.2 TIOB pin	61	47	-	-
	TIOA3_0	Describerant O. TIOA	23	-	-	-
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	14	-	-	-
	TIOB3_0	Base timer ch.3 TIOB pin	24	-	-	-
5 7 4	TIOA4_1	Base timer ch.4 TIOA pin	15	-	-	-
Base Timer 4	TIOB4_1	Base timer ch.4 TIOB pin	9	-	-	-
	TIOA5_1	Describerants E TIOA etc.	16	-	-	-
Base Timer 5	TIOA5_2	Base timer ch.5 TIOA pin	56	42	29	-
	TIOB5_1	Base timer ch.5 TIOB pin	10	-	-	-
Dana Timo C	TIOA6_1	Base timer ch.6 TIOA pin	63	-	-	-
Base Timer 6	TIOB6_1	Base timer ch.6 TIOB pin	62	-	-	-
	TIOA7_1	Base timer ch.7 TIOA pin	46	34	22	-
Base Timer 7	TIOB7_0	Dana diasanah 7 TIOD	55	41	28	-
ļ	TIOB7_1	Base timer ch.7 TIOB pin	47	35	23	-
	SWCLK	Serial wire debug interface clock input pin	53	40	27	-
Debugger	SWDIO	Serial wire debug interface data input / output pin	55	41	28	-



				Pin	no.	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)
	INT00_0	E	1	1	2	-
	INT00_1	External interrupt request 00 input pin External interrupt request 01 input pin External interrupt request 02 input pin External interrupt request 03 input pin External interrupt request 04 input pin External interrupt request 05 input pin External interrupt request 06 input pin External interrupt request 07 input pin External interrupt request 08 input pin External interrupt request 12 input pin External interrupt request 13 input pin External interrupt request 15 input pin External interrupt request 15 input pin Non-Maskable Interrupt input pin	56	42	29	-
	INT01_0	External interrupt request 01 input pin	2	2	3	-
	INT02_0	<u> </u>	3	3	4	-
	INT02_1	External interrupt request 02 input pin	41	29	19	-
	INT03_0		11	10	-	-
	INT03_1	External interrupt request 03 input pin	44	32	-	-
	INT03_2		5	5	-	-
	INT04_0		8	8	7	-
External	INT04_2	External interrupt request 04 input pin	6	6	5	-
Interrupt	INT05_1		38	27	-	-
	INT05_2	External interrupt request 05 input pin	7	7	6	-
	INT06_1		51	39	26	-
	INT06_2	External interrupt request 06 input pin	26	18	-	-
	INT07_2	External interrupt request 07 input pin	4	4	-	-
	INT08_1	External interrupt request 08 input pin	10	-	-	-
	INT12_1		20	-	-	-
	INT13_1		21	-	-	-
	INT15_1		33	25	17	-
	NMIX	Non-Maskable Interrupt input pin	64	48	1	-
	P00	General-purpose I/O port 0	52	-	-	-
	P01		53	40	27	-
	P02		54	-	-	-
OPIO	P03		55	41	28	-
GPIO	P05		56	42	29	-
	P0B		62	-	-	-
	P0C		63	-	-	-
	P0F		64	48	1	-
	P10		40	28	18	-
	P11		41	29	19	-
	P12		42	30	20	-
	P13		43	31	21	-
	P14		44	32	-	-
0.010	P15	T	45	33	-	-
GPIO	P1A	General-purpose I/O port 1	38	27	-	-
	P1B		37	26	-	-
	P1C		36	-	-	-
	P1D		35	-	-	-
	P1E		34	-	-	-
	P1F		39	-	-	_
	P21		51	39	26	-
GPIO	P22	General-purpose I/O port 2	47	35	23	-
· •	P23	- Concrai-purpose I/O port 2	46	34	22	-



				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	P30		5	5	-	-
	P31		6	6	5	-
	P32		7	7	6	-
	P33		8	8	7	-
	P34]	9	9	-	-
GPIO	P35	Caparal purposa I/O part 2	10	-	-	-
GFIO	P3A	General-purpose I/O port 3	11	10	-	-
	P3B		12	11	-	-
	P3C		13	12	-	-
	P3D		14	-	-	-
	P3E		15	-	-	-
	P3F		16	-	-	-
	P40		20	-	-	-
	P41		21	-	-	-
	P42		22	-	-	-
	P43		23	-	-	-
GPIO	P46	General-purpose I/O port 4	30 22 14	-		
	P47	31 23 24 16 25 17 26 18 1 1 2 2 2	31	23	15	-
	P4C		24	16	-	-
	P4D		-	-		
	P4E		26	18	-	-
	P50		1	1	2	-
GPIO	P51		2	2	3	-
GFIO	P52	General-purpose I/O port 5	3	3	4	-
	P53		4	4	-	-
GPIO	P60	Conoral numbers I/O port 6	33	25	17	-
GPIO	P61	General-purpose I/O port 6	61	47	-	-
GPIO	P80	Conoral numbers I/O port 9	58	44	30	-
GPIO	P81	General-purpose I/O port 8	59	45	31	-
CDIO	PE2	Conoral numero I/O port F	18	14	9	-
GPIO	PE3	General-purpose I/O port E	19	15	10	-
	SIN0_0	Multi-function serial interface ch.0 input	55	41	28	-
	SIN0_1	pin	44	32	-	-
	SOT0_0	Multi-function serial interface ch.0 output	53	40	27	
	(SDA0_0)	pin. This pin operates as SOT0 when		70	21	_
Multi-function Serial 0	SOT0_1 (SDA0_1)	used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA0 when used as an I2C pin (operation mode 4).	45	33	-	-
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when used as a CSIO pin (operation mode 2) and as SCL0 when used as an I2C pin (operation mode 4).	46	34	22	-



			Pin no.				
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP	
			QFN-64	QFN-48	QFN-32	(TBD)	
	SIN1_1	Multi-function serial interface ch.1 input pin	41	29	19	-	
	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I2C pin (operation mode 4).	42	30	20	-	
Multi-function Serial 1	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when used as a CSIO pin (operation mode 2) and as SCL1 when used as an I2C pin (operation mode 4).	43	31	21	-	
	SCS10_1	Multi-function serial interface ch.1 serial chip select 0 input/output pin.	44	32	-	-	
	SCS11_1	Multi-function serial interface ch.1 serial chip select 1 output pin.	45	33	-	-	
	SIN3_1	Multi-function serial interface ch.3 input pin	1	1	2	-	
Multi-function Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA3 when used as an I2C pin (operation mode 4).	2	2	3	-	
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I2C pin (operation mode 4).	3	3	4	-	
	SIN4_1	Multi-function serial interface ch.4 input pin	38	27	-	-	
	SOT4_1 (SDA4_1)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA4 when used as an I2C pin (operation mode 4).	37	26	-	-	
Multi-function Serial 4	SCK4_1 (SCL4_1)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when used as a CSIO (operation mode 2) and as SCL4 when used as an I2C pin (operation mode 4).	36	-	-	-	
	CTS4_1	Multi-function serial interface ch4 CTS input pin	35	-	-	-	
	RTS4_1	Multi-function serial interface ch4 RTS output pin	34	-	-	-	



				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	SIN6_1	Multi-function serial interface ch.6 input pin	8	8	7	-
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA6 when used as an I2C pin (operation mode 4).	7	7	6	-
Multi-function Serial 6	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when used as a CSIO (operation mode 2) and as SCL6 when used as an I2C pin (operation mode 4).	6	6	5	-
	SCS60_1	Multi-function serial interface ch.6 serial chip select 0 input/output pin.	5	5	-	-
	SCS61_1	Multi-function serial interface ch.6 serial chip select 1 output pin.	9	9	-	-
	SCS62_1	Multi-function serial interface ch.6 serial chip select 2 output pin.	10	1	-	-
	SIN7_1	Multi-function serial interface ch.7 input pin	26	18	-	-
Multi-function Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA7 when used as an I2C pin (operation mode 4).	25	17	-	-
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when used as a CSIO (operation mode 2) and as SCL7 when used as an I2C pin (operation mode 4).	24	16	-	-



				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	MI2SDI4_1	I2S Serial Data Input pin (operation mode 2).	38	-	-	-
	MI2SDO4_1	I2S Serial Data Output pin (operation mode 2).	37	-	-	-
	MI2SCK4_1	I2S Serial Clock Output pin (operation mode 2).	36	-	-	-
	MI2SWS4_1	I2S Word Select Output pin (operation mode 2).	35	-	-	-
I2S(MFS)	MI2SMCK4_1	I2S Master Clock Input/output pin (operation mode 2).	34	-	-	-
123(IVIF3)	MI2SDI6_1	I2S Serial Data Input pin (operation mode 2).	8	8	-	-
	MI2SDO6_1	I2S Serial Data Output pin (operation mode 2).	7	7	-	-
	MI2SCK6_1	I2S Serial Clock Output pin (operation mode 2).	6	6	-	-
	MI2SWS6_1	I2S Word Select Output pin (operation mode 2).	5	5	-	-
	MI2SMCK6_1	I2S Master Clock Input/output pin (operation mode 2).	9	9	-	-
	IC1_CIN_0	Smart Card insert detection output pin	11	-	-	-
Smart Card	IC1_CLK_0	Smart Card serial interface clock output pin	16	-	-	-
Interface	IC1_DATA_0	Smart Card serial interface data input pin	12	-	-	-
Interface	IC1_RST_0	Smart Card reset output pin	13	-	-	-
	IC1_VCC_0	Smart Card power enable output pin	15	-	-	-
	IC1_VPEN_0	Smart Card programming output pin	14	-	-	-
	UDM0	USB function/host D – pin	58	44	30	-
USB	UDP0	USB function/host D + pin	59	45	31	-
	UHCONX0	USB external pull-up control pin	61	47	-	-
	RTCCO_0	0.5 seconds pulse output pin of	64	48	1	-
	RTCCO_1	real-time clock	43	31	21	-
Real-time	RTCCO_2	real-time clock	11	10	-	-
Clock	SUBOUT_0		64	48	1	-
	SUBOUT_1	Sub clock output pin	43	31	21	-
	SUBOUT_2		11	10	-	-
HDMI-CEC/Re mote Control	CEC0_0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	38	27	-	-
Reception	CEC1_0	HDMI-CEC/Remote Control Reception ch.1 input/output pin	33	25	17	-




				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	WKUP0	Deep Standby mode return signal input pin 0	64	48	1	-
	WKUP1	Deep Standby mode return signal input pin 1	41	29	19	-
	WKUP2	Deep Standby mode return signal input pin 2	51	39	26	-
Low Power Consumption	WKUP3	Deep Standby mode return signal input pin 3	56	42	29	-
Mode	WKUP4	Deep Standby mode return signal input pin 4	52	-	-	-
	WKUP5	Deep Standby mode return signal input pin 5	54	-	-	-
	WKUP6	Deep Standby mode return signal input pin 6	62	-	-	-
	WKUP7	Deep Standby mode return signal input pin 7	63	-	-	-
IOC Clave	SI2CSCL6_1	I2C Clock Pin	6	6	5	-
I2C Slave	SI2CSDA6_1	I2C Data Pin	7	7	6	-
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	32	24	16	-
	MD0	Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H".	17	13	8	-
MODE	MD1	Mode 1 pin. During normal operation, input is not needed. During serial programming to Flash memory, MD1 = "L" must be input.	56	42	29	-
	X0	Main clock (oscillation) input pin	18	14	9	-
	X0A	Sub clock (oscillation) input pin	30	22	14	-
01.0014	X1	Main clock (oscillation) I/O pin	19	15	10	-
CLOCK	X1A	Sub clock (oscillation) I/O pin	31	23	15	-
	CROUT_1	Built-in high-speed CR oscillation clock output port	64	48	1	-
	VCC		27	19	11	-
POWER	VCC	Power supply pin	48	36	24	-
	VCC		57	43	-	-
2115	VSS		29	21	13	-
GND	VSS	GND pin	60	46	32	-
Analog	AVRH *	A/D converter analog reference voltage input pin	49	37	-	-
Reference	AVRL	A/D converter analog reference voltage input pin	50	38	25	-
C pin	С	Power supply stabilization capacitance pin	28	20	12	-


^{*:} In case of 32-pin package, AVRH pin is internally connected to VCC pin.



5. I/O Circuit Type










Type	Circuit	Remarks
D	P.ch Digital output P.ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 33kΩ IOH= -4mA, IOL= 4mA When this pin is used as an I2C pin, the digital output P-ch transistor is always off
Е	P-ch Digital output P-ch Digital output Pull-up resistor control Digital input Standby mode Control Wake up request Wake up control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 33kΩ IOH= -4mA, IOL= 4mA When this pin is used as an I2C pin, the digital output P-ch transistor is always off







Type	Circuit	Remarks
Н	P.ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 33kΩ IOH= -4mA, IOL= 4mA Available to control PZR registers When this pin is used as an I2C pin, the digital output P-ch transistor is always off
Ι	Mode input → Mode input	CMOS level hysteresis input
J	GPIO Digital output GPIO Digital input/output direction GPIO Digital input GPIO Digital input circuit control UDP output USB Full-speed/Low-speed control UDP input Differential input USB/GPIO select UDM input UDM output USB Digital input/output direction GPIO Digital input GPIO Digital input GPIO Digital input GPIO Digital input GPIO Digital input circuit control	It is possible to select the USB I/O / GPIO function. When the USB I/O is selected. • Full-speed, Low-speed control When the GPIO is selected. • CMOS level output • CMOS level hysteresis input • With standby mode control



6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Document Number: 002-00233 Rev.*B



Latch-Up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pin and GND pin, between AVRH pin and AVRL pin near this device.

Stabilizing Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

■Surface mount type

Size: More than 3.2 mm × 1.5 mm

Load capacitance: Approximately 6 pF to 7 pF

■Lead type

Load capacitance: Approximately 6 pF to 7 pF




Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.

However in the Deep Standby mode, an external clock as an input of the sub clock cannot be used.




Handling when Using Multi-Function Serial Pin as I²C Pin

If it is using the multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disabled. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to the external I^2C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 µF would be recommended for this series.

Incidentally, the C pin becomes floating in Deep standby mode.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



Notes on Power-on

Turn power on/off in the following order or at the same time.

Turning on : $VCC \rightarrow AVRH$ Turning off : $AVRH \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise; perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Features Among the Products with Different Memory Sizes and Between Flash Memory Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up Function of 5 V Tolerant I/O


Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

Handling when Using Debug Pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, set them as output only; do not set them as input.



8. Block Diagram





9. Memory Map

Memory Map (1)

			0x41FF_FFFF	
_		_ /		Reserved
0xFFFF_FFFF 0xF802_0000	Reserved	[0x4006_2000	
0%1 002_0000	FAST GPIO	1 ;	0x4006_1000	DSTC
0xF800_0180	(Single-cycle I/O port)	i	0x4005_0000	Reserved
	VIR (Vector Indicate reg.)	1 <i>!</i>	0x4004_0000	USB
0xF800_0100	(Single-cycle I/O port)	<u> </u>	_	Reserved
	FAST GPIO	1	0x4003_CB00	Reserved
0xF800_0000	(Single-cycle I/O port)	j	0x4003_CA00	MFS-I2S Clock Gen.
	Reserved	į	0x4003_C900	Smart Card I/F
0xF000_2000	110001704	<u>'</u>	0x4003_C200	Reserved
	MTB_DWT		0x4003_C100	Peripheral Clock Gating
0xF000_1000		-i	0x4003_C000	Low Speed CR Prescaler
	CM0+	į.	0x4003_B000	RTC
	Coresight-MTB(SFR)	!	0x4003_A000	Watch Counter
0xF000_0000		1 /	0x4003_9000	CRC Accelerator
	CM0+	i	0x4003_8000	MFS
	Private Peripherals	į	0x4003_7A00	Reserved
0xE000_0000		- !	0x4003_7800	I2C Slave
			0x4003_7000	Reserved
	Reserved	l į	0x4003_6000	USB Clock ctrl
		į	0x4003_5000	LVD/DS mode
0x4400_0000		· !		HDMI-CEC/
	32 Mbytes Bit band alias		0x4003_4000	Remote Control Receiver
	0x40000000 ~ 0x40100000	<i>i</i>	0x4003_3000	GPIO .
0x4200_0000		ļ <i>j</i>	0x4003_2000	Reserved
	Peripherals		0x4003_1000	Int-Req.Read
0x4000_0000	•	↓ ¬	0x4003_0000	EXTI
	December	<u>'</u>	0x4002_F000	Reserved
0x2400_0000	Reserved	Ì	0x4002_E000	HCR Trimming
_ [32 Mbytes Bit band alias] \		Reserved
	0x20000000 ~ 0x20100000	,	0x4002_8000	
0x2200_0000		1 /	0x4002_7000	A/D Converter
	_	\ \ \	0x4002_6000	Reserved
0x2000_4000	Reserved	, <u>'</u>	0x4002_5000	Base Timer
0X2000_4000		\		Decemend
	SRAM	į		Reserved
0x2000_0000] '	0x4001_6000	
	Reserved	,	0x4001_5000	Dual timer
0x0010_0008		į		Reserved
0x0010_0004	CR Trim	j – j	0x4001_3000	
0x0010_0000	Security] /	0x4001_2000	SW-Watchdog
	Reserved		0x4001_1000	HW-Watchdog
0x0001_FFF0	Neserveu	į	0x4001_0000	Clock/Reset
	FLASH	,		
0x0000_0000	. 2. 1011	j		Reserved
			0x4000_1000	F1
0 "\\	ory map (2)" for the memory	size detaile	0x4000_0000	Flash-IF



Memory Map (2)

	S6E1C31B0A S6E1C31C0A S6E1C31D0A		S6E1C32B0A S6E1C32C0A S6E1C32D0A
0x2008_0000		0x2008_0000	
	Reserved		Reserved
0x2000_4000		0x2000_4000	0=111
0x2000_3000	SRAM 4K byte	0x2000_3000	SRAM 4K byte
	SRAM 8K byte		SRAM
0x2000_1000		00000 .0000	12K byte
		0x2000_0000	
	Reserved		Reserved
0x0010_0004	CR trimming	0x0010_0004	CR trimming
0x0010_0004 0x0010_0000		0x0010_0004	Security
	Reserved	_	Reserved
0x0000_FFF0	Flash	0x0001_FFF0	Flash 131056 Byte (128Kbyte - 16Byte)*
0x0000_0000	65520 Byte (64Kbyte - 16Byte) *	0x0000_0000	(120Kbyte - 10byte)

^{*:} See "S6E1C1/C3 Series Flash Programming Manual" to check details of the Flash memory.

Document Number: 002-00233 Rev.*B



Peripheral Address Map

Start address	ap End address	Bus	Peripheral
0x4000_0000	0x4000_0FFF	ALID	Flash memory I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF	1	Hardware Watchdog Timer
0x4001_2000	0x4001_2FFF	1	Software Watchdog Timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF	1	Dual-Timer
0x4001_6000	0x4001_FFFF	1	Reserved
0x4002_0000	0x4002_0FFF		Reserved
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		Reserved
0x4002_5000	0x4002_5FFF	-	Base Timer
0x4002_6000	0x4002 6FFF		Reserved
0x4002_7000	0x4002_7FFF	-	A/D Converter
0x4002_8000	0x4002_DFFF	1	Reserved
0x4002_E000	0x4002 EFFF	1	Built-in CR trimming
0x4002_F000	0x4002_FFFF	-	Reserved
0x4003 0000	0x4003 0FFF	-	External Interrupt Controller
0x4003_1000	0x4003_1FFF	-	Interrupt Request Batch-Read Function
0x4003 2000	0x4003_2FFF	1	Reserved
0x4003_3000	0x4003_3FFF	-	GPIO
0x4003_4000	0x4003_4FFF	- APB1	HDMI-CEC/Remote Control Receiver
0x4003 5000	0x4003 5FFF	AFDI	Low-Voltage Detection / DS mode / Vref Calibration
0x4003_6000	0x4003_6FFF		USB Clock Generator
0x4003_7000	0x4003_77FF		Reserved
0x4003_7800	0x4003_79FF		I2C Slave
0x4003_7A00	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function Serial Interface
0x4003_9000	0x4003_9FFF]	CRC
0x4003_A000	0x4003_AFFF	1	Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler
0x4003_C100	0x4003_C7FF	1	Peripheral Clock Gating
0x4003_C800	0x4003_C8FF	1	Reserved
0x4003_C900	0x4003_C9FF		Smart Card Interface
0x4003_CA00	0x4003_CAFF	4	MFS-I2S Clock Generator
0x4003_CB00	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF	-	USB ch.0
0x4005_0000 0x4006_1000	0x4006_0FFF 0x4006_1FFF	AHB	Reserved DSTC
0x4006_1000	0x41FF FFFF	4	Reserved



10. Pin Status in Each CPU State

The following table shows pin status in each CPU state.

Type	Selected Pin function		CPU s	tate						
ype	Delected Fill Idliction		(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
	Main osillation circuit selected *1	Main osillation circuit selected	os	os	OE	OE	OE	os	os	os
Α	Digital I/O slected *2	Main clock external input selected	-	-	IE/IS	IE/IS	IE/IS	IS	IS	IS
		GPIO selected	-	-	PC	НС	IS	HS	IS	HS
В	Main osillation circuit selected *1	Main osillation circuit selected	os	os	OE	OE	OE	os	os	os
	Digital I/O slected *2	GPIO selected	-	-	PC	НС	IS	GS	IS	GS
	Sub osillation circuit selected *1	Sub osillation circuit selected	os	OE	OE	OE	OE	OE	OE	OE
С	Digital I/O slected *2	Sub clock external input selected	-	-	IE/IS	IE/IS	IE/IS	IS	IS	IS
		GPIO selected	-	-	PC	НС	IS	HS	IS	HS
D	Sub osillation circuit selected *1	Sub osillation circuit selected	os	OE	OE	OE	OE	OE	OE	OE
	Digital I/O slected *2	GPIO selected	-	-	PC	НС	IS	HS	IS	HS
E	Digital I/O slected	INITX input	This pin is digital input pin, pull up register is on, and digital input is not shut off in all CPU state							ligital
F	Digital I/O slected	MD0 input	This pin is digital input pin, pull up register is none, digital input is not shut off in all CPU state							
G	USB I/O selected *7	USB port selected	-	-	UE	US	US	US	US	US
G	Digital I/O slected *6	GPIO selected	IS	ΙE	CP	НС	IS	HS	IS	HS
Н	l Digital I/O slected	SW selected	IS	IP *5	PC	IP	IP	IP	IP	ΙP
		GPIO selected	-	-	PC	HC	IS	HS	IS	HS
		NMI selected	-	-	ΙP	ΙP	ΙP	-	-	1
I	Digital I/O slected	WKUP0 enable and input selected	-	-	IP	IP	IP	IP	IP	ΙP
		GPIO selected	IS	ΙE	PC	HC	IS	-	-	-
	Analog input selected *3	Analog input selected	Analog	input is	enalbe	in all CF	PU state			
		WKUP enable and input selected	-	-	ΙP	IP	IP	IP	IP	ΙP
J	Digital I/O slected *4	Exterrnal interrupt enable and input selected	-	-	IP	IP	IP	GS	IS	GS
		GPIO selected	-	-	PC	НС	IS	HS	IS	HS
		Resource other than above selected	-	-	PC	НС	IS	GS	IS	GS
		CEC pin selected	-	-	СР	СР	СР	СР	СР	CP
		WKUP enable and input selected	-	-	IP	IP	IP	IP	IP	ΙP
		I2CSLAVE enable selected	-	-	PC	НС	ΙΡ	GS	IS	GS
K	Digital I/O slected	Exterrnal interrupt enable and input selected	-	-	PC	НС	IP	GS	IS	GS
		GPIO selected	IS	IE	PC	НС	IS	HS	IS	HS
		Resource other than	10	"-	PC	HC	IS	GS	IS	GS



Each term in above table have the following meanings.

Type

This indicates a pin status type that is shown in "pin list table" in "4. List of Pin Functions"

Selected Pin function

This indicates a pin function that is selected by user program.

CPU state

This indicates a state of the CPU that is shown below.

- (1) Reset state. CPU is initialized by Power-on reset or a reset due to low Power voltage supply.
- (2) Reset state. CPU is initialized by INITX input signal or system initialization after power on reset.
- (3) Run mode or SLEEP mode state.
 - Timer mode, RTC mode or STOP mode state.
- (4) The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0".
- Timer mode, RTC mode or STOP mode state. (5)
- The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1".
- (6) Deep standby STOP mode or Deep standby RTC mode state,
 - The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0"
 - Deep standby STOP mode or Deep standby RTC mode state,
- (7) The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1"
- (8) Run mode state after returning from Deep Standby mode.
- (I/O state hold function(CONTX) is fixed at 1)



Each pin status

The meaning of the symbols in the pin status table is as follows.

- IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off by fixed 0.
- IE Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is not shut off.
- IP Digital output is disabled. (Hi-Z) Pull up register is defined by the value of the PCR register. Digital input is not shut off.
- IE/IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off in case of the OSC stop. Digital input is not shut off in case of the OSC operation.
- $\overline{\mathsf{OE}}$ The OSC is in operation state. However, it may be stopped in some operation mode of the CPU.
 - For detail, see chapter "Low Power Consumption Mode" in peripheral manual.
- OS The OSC is in stop state. (Hi-Z)
- UE USB I/O function is controlled by USB controller.
- US USB I/O function is disabled(Hi-Z)
- PC Digital output and pull up register is controlled by the register in the GPIO or peripheral function. Digital input is not shut off
- CP Digital output is controlled by the register in the GPIO or peripheral function. Pull up register is off. Digital input is not shut off.
- HC Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is not shut off
- HS Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is shut off
- GS Digital output and pull up register is copied the GPIO status that is immediately prior to entering the current CPU state and the status is maintained. Digital input is shut off

Additional note

Additional note is described below.

- *1 In this type, when internal oscillation function is selected, digital output is disabled. (Hi-Z) pull up register is off, digital input is shut off by fixed 0.
- *2 In this type, when Digital I/O function is selected, internal oscillation function is disabled.
- *3 In this type, when analog input function is selected, digital output is disabled, (Hi-Z). pull up register is off, digital input is shut off by fixed 0.
- *4 In this type, when Digital I/O function is selected, analog input function is not available.
- *5 In this case, PCR register is initialized to "1". Pull up register is on.
- In this type, when Digital I/O function is selected, USB I/O function is disabled.
 - This pin does not have pull up register.
- *7 In this type, when USB I/O function is selected, digital output is disabled. (Hi-Z), digital input is shut off by fixed 0.



11. Electrical Characteristics

11.1 Absolute Maximum Ratings

Doromotor	Cumbal	Ra	iting	l lmi4	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	Vcc	V _{SS} - 0.5	V _{SS} + 4.6	V	
Analog reference voltage*1, *3	AVRH	V _{SS} - 0.5	V _{SS} + 4.6	V	
Input voltage*1	Vı	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 4.6 V)	V	
		V _{SS} - 0.5	V _{SS} + 6.5	V	5 V tolerant
Analog pin input voltage*1	V _{IA}	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 4.6 V)	٧	
Output voltage*1	Vo	V _{SS} - 0.5	Vcc + 0.5 (≤ 4.6 V)	V	
L level maximum output current*4	loL	-	10	mA	4 mA type
L level average output current*5	l _{OLAV}	-	4	mA	4 mA type
L level total maximum output current	Σl _{OL}	-	100	mA	
L level total average output current* ⁵	$\sum I_{OLAV}$	-	50	mA	
H level maximum output current*4	Іон	-	- 10	mA	4 mA type
H level average output current*5	I _{OHAV}	-	- 4	mA	4 mA type
H level total maximum output current	Σloн	-	- 100	mA	
H level total average output current* ⁶	∑l _{OHAV}	-	- 50	mA	
Power consumption	P _D	-	200	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that V_{SS}= 0 V.

<WARNING>

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

^{*3:} Ensure that the voltage does not to exceed V_{CC} + 0.5 V at power-on.

^{*4:} The maximum output current is the peak value for a single pin.

^{*5:} The average output is the average current for a single pin over a period of 100 ms.

^{*6:} The total average output current is the average current for all pins over a period of 100 ms.



11.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
Farameter	Syllibol	Conditions	Min	Max	Oilit	Remarks
Power supply voltage	V _{CC}	_	1.65 * ³	3.6	V	
Fower supply voltage	V CC	1	3.0	3.6	V	*1
Andread	AVRH	-	2.7	V _{CC}	٧	V _{CC} ≥ 2.7 V
Analog reference voltage			V _{CC}	V _{CC}	V	V _{CC} < 2.7 V
	AVRL	-	VSS	VSS	V	
Smoothing capacitor	Cs	-	1	10	μF	For regulator*2
Operating temperature	Ta	-	- 40	+ 105	°C	

^{*1:} When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

<WARNING>

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Document Number: 002-00233 Rev.*B

^{*2:} See "C Pin" in "7. Handling Devices" for the connection of the smoothing capacitor.

^{*3:} In between less than the minimum power supply voltage reset / interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.



11.3 DC Characteristics

11 3 1 Current Rating

Symbol		Conditions	HCLK	Va	lue	l limit	Remarks
(Pin Name)		Conditions	Frequency*4	Typ*1	Max*2	Unit	Kemarks
		8 MHz external clock input, PLL ON*8	8 MHZ	1.4	2.7		
		NOP code executed	20 MHZ	2.6	4.1	mA	*3
		Built-in high speed CR stopped All peripheral clock stopped by CKENx	40 MHZ	3.9	5.6	1	
	Run mode,	8 MHz external clock input, PLL ON*8	8 MHZ	1.3	2.6		
	code executed	Benchmark code executed	20 MHZ	2.3	3.8	mA	*3
	from Flash	Built-in high speed CR stopped PCLK1 stopped	40 MHZ	3.4	5.1		
		8 MHz crystal oscillation, PLL ON*8	8 MHZ	1.6	3.0		*3, *9
Run mode,		NOP code executed	20 MHZ	2.8	4.4	mA	
		Built-in high speed CR stopped All peripheral clock stopped by CKENx	40 MHZ	4.1	5.9		
	Run mode	8 MHz external clock input, PLL ON*8	8 MHZ	1.0	2.1		
	code executed	NOP code executed	20 MHZ	1.7	2.9	mA	*3
(VCC) from the code code code code code code code cod	from RAM	Built-in high speed CR stopped All peripheral clock stopped by CKENx	40 MHZ	2.7	4.0	1	
	Run mode, code executed from Flash	8 MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped	40 MHZ	1.6	3.1	mA	*3,*6,*7
		Built-in high speed CR ^{*5} NOP code executed All peripheral clock stopped by CKENx	8 MHZ	1.1	2.4	mA	*3
	Run mode, code executed from Flash	32 kHz crystal oscillation NOP code executed All peripheral clock stopped by CKENx	32 kHZ	240	1264	μA	*3
		Built-in low speed CR NOP code executed All peripheral clock stopped by CKENx	100 kHZ	246	1271	μA	*3
		0.11. 0.1.*B	8 MHZ	0.8	1.9		
		8 MHz external clock input, PLL ON ^{*8} All peripheral clock stopped by CKENx	20 MHZ	1.3	2.4	mA	*3
		All periprieral clock stopped by CICLIAN	40 MHZ	1.8	3.0		
lccs	Sleep	Built-in high speed CR*5 All peripheral clock stopped by CKENx	8 MHZ	0.6	1.7	mA	*3
(VCC)	operation	32 kHz crystal oscillation All peripheral clock stopped by CKENx	32 kHZ	237	1261	μA	*3
		Built-in low speed CR All peripheral clock stopped by CKENx	100 kHZ	238	1262	μΑ	*3

^{*1 :} T_A =+25°C, V_{CC} =3.3 V

^{*2 :} T_A =+105°C, V_{CC} =3.6 V

^{*3 :} All ports are fixed

^{*4 :} PCLK0 is set to divided rate 8

^{*5 :} The frequency is set to 8 MHz by trimming

^{*6 :} Flash sync down is set to FRWTR.RWT=111 and FSYNDN.SD=1111

^{*7 :} VCC=1.65 V *8 : When HCLK=8 MHz, PLL OFF

^{*9 :} When IMAINSEL bit(MOSC_CTL:IMAINSEL) is "10" (default).



	Symbol			Va	lue		
Parameter	(Pin Name)	Co	nditions	Тур	Max	Unit	Remarks
			Ta=25°C Vcc=3.3 V	12.4	52.4	μA	*1, *2
	I _{CCH} (VCC)	Stop mode	Ta=25°C Vcc=1.65 V	12.0	52.0	μA	*1, *2
			Ta=105°C Vcc=3.6 V	-	597	μA	*1, *2
	I _{CCT} (VCC)	Sub timer mode	Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	15.6	55.6	μA	*1, *2
Power			Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	15.0	55.0	μA	*1, *2
supply current			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	601	μΑ	*1, *2
			Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	13.2	53.2	μА	*1, *2
	I _{CCR} (VCC)	RTC mode	Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	12.7	52.7	μA	*1, *2
			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	598	μΑ	*1, *2

^{*1:} All ports are fixed. LVD off. Flash off.

^{*2:} When CALDONE bit(CAL_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.



	Symbol				Va	alue			
Parameter	(Pin Name)		Conditions		Тур	Max	Unit	Remarks	
				Ta=25°C Vcc=3.3 V	0.58	1.85	μA	*1, *2	
			RAM off	Ta=25°C Vcc=1.65 V	0.56	1.83	μA	*1, *2	
I _{CCHD} (VCC)	Deep standby		Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2		
	(VCC)	Stop mode	RAM on	Ta=25°C Vcc=3.3 V	0.78	6.6	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	0.76	6.6	μA	*1, *2	
Power				Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2	
supply current			RAM off	Ta=25°C Vcc=3.3 V	1.16	2.4	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	1.15	2.4	μA	*1, *2	
	I _{CCRD}	Deep standby RTC mode		Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2	
	(VCC)		RAM on	Ta=25°C Vcc=3.3 V	1.37	7.2	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	1.35	7.2	μA	*1, *2	
				Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2	

^{*1:} All ports are fixed. LVD off.

*2: When CALDONE bit(CAL_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.



LVD Current

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farailletei	Syllibol	Name	Conditions	Тур	Max	5	Remarks	
Low-Voltage				0.15	0.3	μΑ	For occurrence of reset	
detection circuit (LVD) power supply current	Icclvd	VCC	At operation	0.10	0.3	μΑ	For occurrence of interrupt	

Bipolar Vref Current

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farailletei	Syllibol	Name	Conditions	Тур	Max	Ullit	Remarks
Bipolar Vref Current	Iccbgr	VCC	At operation	100	200	μΑ	

Flash Memory Current

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Faranietei	Syllibol	Name	Conditions	Тур	Max	Ullit	Remarks
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	4.4	5.6	mA	

A/D converter Current

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions	Val	Value		Remarks
Farailletei	iranietei Symbol		Conditions	Тур	Max	Unit	Nemarks
Power supply current	I _{CCAD}	VCC	At operation	0.5	0.75	mA	
Reference power supply	1	AVRH	At operation	0.69	1.3	mA	AVRH=3.6 V
current (AVRH)	ICCAVRH	AVAII	At stop	0.1	1.3	μΑ	



Peripheral Current Dissipation

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Clock	Peripheral	Conditions	Fı	requency (MHz))	Unit	Remarks
System	Peripheral	Conditions	8	20	40	Unit	Remarks
	GPIO	At all ports operation	0.05	0.12	0.23	- m A	
HCLK	DSTC	At 2ch operation	0.02	0.06	0.10	mA	
	USB	At 1ch operation	0.13	0.13	0.13	mA	*1
	Base timer	At 4ch operation	0.02	0.05	0.10		
	ADC	At 1 unit operation	0.04	0.10	0.21		
PCLK1	Multi-function serial	At 1ch operation	0.01	0.03	0.06	mA	
	MFS-I2S	At 1ch operation	0.02	0.05	0.08		
	Smart Card I/F	At 1ch operation	0.04	0.08	0.18		

^{*1} USB itself uses 48MHz clock



11.3.2 Pin Characteristics

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
i didilictoi	Cymbol	1 III Italiic	Ooriditions	Min	Тур	Max	Oiiit	Remarks
H level input		CMOS hysteresis	V _{CC} ≥ 2.7 V	V _{CC} × 0.8	_	V _{CC} +0.3	V	
voltage (hysteresis	V _{IHS}	input pin, MD0	V _{CC} < 2.7 V	V _{CC} × 0.7		VCC 10.0		
input)		5 V tolerant	V _{CC} ≥ 2.7 V	V _{CC} × 0.8	_	V _{SS} +5.5	V	
		input pin	V _{CC} < 2.7 V	V _{CC} × 0.7	-	V _{SS} +5.5	V	
L level input		CMOS hysteresis	V _{CC} ≥ 2.7 V	V _{SS} - 0.3	_	V _{CC} × 0.2	V	
voltage (hysteresis	V _{ILS}	input pin, MD0	V _{CC} < 2.7 V	30 1		V _{CC} × 0.3		
input)		5 V tolerant	$V_{CC} \ge 2.7 \text{ V}$.,	-	V _{CC} × 0.2	.,	
		input pin	V _{CC} < 2.7 V	V _{SS} - 0.3	-	V _{CC} × 0.3	V	
H level	V _{OH}	4 mA type	V _{CC} ≥ 2.7 V, I _{OH} = - 4 mA	V _{CC} - 0.5	_	V _{CC}	V	
output voltage	VOH	i iii ttypo	V_{CC} < 2.7 V, I_{OH} = - 2 mA	V _{CC} - 0.45		• • • • • • • • • • • • • • • • • • • •		
L level output voltage	V _{OL}	4 mA type	$V_{CC} \ge 2.7 \text{ V},$ $I_{OL} 4 \text{ mA}$	V _{SS}	_	0.4	V	
output voltage			V_{CC} < 2.7 V, I_{OL} =2 mA					
Input leak current	I _{IL}	-	-	- 5	_	+ 5	μA	
Pull-up			V _{CC} ≥ 2.7 V	21	33	48		
resistance value	R _{PU}	Pull-up pin	V _{CC} < 2.7 V	-	-	88	kΩ	
Input capacitance	C _{IN}	Other than VCC, VSS, AVRH	-	-	5	15	pF	



11.4 AC Characteristics


11.4.1 Main Clock Input Characteristics

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Cumbal	Pin	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks	
			V _{CC} ≥ 2.7V	8	48	MHz	When the crystal	
Input fraguancy	F _{CH}		V _{CC} < 2.7V	8	20	IVII IZ	oscillator is connected	
Input frequency	⊢CH		-	8	48	MHz	When the external clock is used	
Input clock cycle	t _{CYLH}	X0, X1	-	20.83	125	ns	When the external clock is used	
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When the external clock is used	
Input clock rising time and falling time	t _{CF,} t _{CR}		-	-	5	ns	When the external clock is used	
	F _{CM}	-	-	-	40.8	MHz	Master clock	
Internal operating	F _{CC}	-	-	-	40.8	MHz	Base clock (HCLK/FCLK)	
clock*1 frequency	F _{CP0}	-	-	-	40.8	MHz	APB0 bus clock*2	
	F _{CP1}	-	-	-	40.8	MHz	APB1 bus clock*2	
	t _{CYCCM}	-	-	24.5	-	ns	Master clock	
Internal operating	t _{cycc}	-	-	24.5	-	ns	Base clock (HCLK/FCLK)	
clock ^{*1} cycle time	t _{CYCP0}	-	-	24.5	-	ns	APB0 bus clock*2	
	t _{CYCP1}	-	-	24.5	-	ns	APB1 bus clock*2	

^{*1:} For details of each internal operating clock, refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

^{*2:} For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".






11.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions			Unit	Remarks	
Parameter	Syllibol	Name	Conditions	Min	Тур	Max	Oilit	Kemarks
Input frequency	f _{CL}	XOA,	-	-	32.768	1	kHz	When the crystal oscillator is connected
			X0A, X1A	-	32	-	100	kHz
Input clock cycle	t _{CYLL}	AIA	-	10	-	31.25	μs	When the external clock is used
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When the external clock is used

^{*:} See "Sub crystal oscillator" in "7. Handling Devices" for the crystal oscillator used.





11.4.3 Built-in CR Oscillation Characteristics

Built-in High-Speed CR

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Doromotor	Cumbal	Conditions		Value		Unit	Domorko	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock fraguency E		Ta = - 10°C to + 105°C,	7.92	8	8.08	MHz	After trippening *4	
Clock frequency Fo	F _{CRH}	Ta = - 40°C to + 105°C,	7.84	8	8.16	MHz	After trimming *1	
Frequency stabilization time	t _{CRWT}	-	-	-	300	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

Built-in Low-Speed CR

 $(V_{CC}$ = 1.65 V to 3.6 V, V_{SS} = 0 V, T_{A} =- 40°C to +105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
	Syllibol	Conditions	Min	Тур	Max	Oill	Remarks
Clock frequency	f _{CRL}	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.




11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Oilit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	tLOCK	50	-	-	μs	
PLL input clock frequency	F _{PLLI}	8	-	16	MHz	
PLL multiple rate	-	5	-	18	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	40	MHz	
USB clock frequency*3	F _{CLKSPLL}	-	-	48	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

^{*3:} For more information about USB clock, see "Chapter: USB Clock Generation" in "FM0+ Family Peripheral Manual Communication Macro Part".



11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Onit	Remarks
PLL oscillation stabilization wait time* (LOCK UP time)	t _{LOCK}	50	-	-	μs	
PLL input clock frequency	F _{PLLI}	7.84	8	8.16	MHz	
PLL multiple rate	-	9	-	18	multiple	
PLL macro oscillation clock frequency	F_{PLLO}	75	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	40.8	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

Note:

Document Number: 002-00233 Rev.*B

^{*2:} For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

^{*2:} For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".



For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency and temperature have been trimmed.
 When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.

11.4.6 Reset Input Characteristics


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Cymbol	Name	Containone	Min	Max	1	Romanic
Reset input time	t _{INITX}	INITX	-	500	-	ns	

11.4.7 Power-on Reset Timing

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Val	ue	Unit	Remarks
Farameter	Symbol	Name	Min	Max		Remarks
Power supply rising time	t _{VCCR}		0	-	ms	
Power supply shut down time	t _{OFF}	VCC	1	-	ms	VCC < 0.2V
Time until releasing Power-on reset	t _{PRT}		0.43	3.4	ms	



Glossary

 $\begin{tabular}{ll} \square VCC_minimum & : Minimum V_{CC} of recommended operating conditions. \\ \square VDH_minimum & : Minimum detection voltage of Low-Voltage detection reset. \\ \end{tabular}$

See "11.7 Low-Voltage Detection Characteristics".

Document Number: 002-00233 Rev.*B Page 59 of 107




11.4.8 Base Timer Input Timing

Timer Input Timing

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$


Parameter	Symbol	Pin Name	Name Conditions	Va	lue	Unit	Remarks
Faranietei	Syllibol	FIII Naille	Conditions	Min	Max	Ullit	Remarks
		TIOAn/TIOBn					
Input pulse width	t_{TIWH} , t_{TIWL}	(when using as	-	2 t _{CYCP}	-	ns	
		ECK, TIN)					



Trigger Input Timing

 $(V_{CC}$ = 1.65 V to 3.6 V, V_{SS} = 0 V, T_A =- 40°C to +105°C)

Parameter S	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
	Syllibol	Fill Name	Conditions	Min	Max	Ullit	Remarks
		TIOAn/TIOBn					
Input pulse width	t _{TRGH} , t _{TRGL}	(when using as	-	2 t _{CYCP}	-	ns	
		TGIN)					



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 For the number of the APB bus to which the Base Timer has been connected, see "8. Block Diagram".



11.4.9 CSIO/SPI/UART Timing


CSIO (SPI=0, SCINV=0)


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 2.7 V		V _{cc} ≥ 2.7 V		Unit
Parameter	Syllibol	name	Conditions	Min	Max	Min	Max	Oilit
Serial clock cycle time	t _{scyc}	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK\downarrow \to SOT$ delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	Master mode	50	-	36	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx	├	2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK\downarrow \to SOT\ delay\ time$	t _{SLOVE}	SCKx, SOTx	Clave made	-	50	-	30	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	tsHIXE	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	1	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
 For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF










CSIO (SPI=0, SCINV=1)


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 2.7V		V _{CC} ≥ 2.7V		Unit
Farailletei	Syllibol	name	Conditions	Min	Max	Min	Max	Oilit
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \to SOT$ delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx, SINx	Master mode	50	-	36	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	t _{SHOVE}	SCKx, SOTx		-	50	-	33	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
 For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF










SPI (SPI=1, SCINV=0)


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 2.7 V		V _{cc} ≥ 2.7 V		Unit
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	Oilit
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \to SOT$ delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx, SINx	Master mode	50	-	36	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{sovli}	SCKx, SOTx		2 t _{CYCP} - 30	1	2 t _{CYCP} - 30	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	ı	2 t _{CYCP} - 10	ı	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	1	t _{CYCP} + 10	1	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx		-	50	-	33	ns
$SIN \to SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	ı	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx, SINx		20	- 1	20	ı	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
 For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF










SPI (SPI=1, SCINV=1)


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 2.7 V		V _{CC} ≥ 2.7 V		Unit
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	Ollit
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx, SINx	Master mode	50	-	36	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{sovні}	SCKx, SOTx		2 t _{CYCP} - 30	1	2 t _{CYCP} - 30	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK\downarrow \to SOT$ delay time	t _{SLOVE}	SCKx, SOTx		-	50	-	33	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	Slave mode	10	ı	10	ı	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx, SINx		20	-	20	1	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
 For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF









When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=1)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
	Symbol	Conditions	Min	Max	Min	Max	Onne
SCS↓→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↓→SCK↓ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↑ hold time	tcshe		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SOT delay time	t _{DSE}		-	55	-	40	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.


- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.


^{*2:} CSHD bit value × serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.









When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=1)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
	Symbol	Conditions	Min	Max	Min	Max	Onit
SCS↓→SCK↑ setup time	tcssı		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↑ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↓→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SOT delay time	t _{DSE}		-	55	-	40	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.


- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.


^{*2:} CSHD bit value × serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.









When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=0)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Ullit
SCS↑→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↓ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}	1	-	55	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.

Notes:


- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.


^{*2:} CSHD bit value × serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.









When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2	Unit	
Farameter	Syllibol	Conditions	Min	Max	Min	Max	Oilit
SCS↑→SCK↑ setup time	tcssı		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcsdi		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}		-	55	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

^{*1:} CSSU bit value × serial chip select timing operating clock cycle.

Notes:


- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance C_L=30 pF.


^{*2:} CSHD bit value × serial chip select timing operating clock cycle.

^{*3:} CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.










UART external clock input (EXT=1)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Conditions	Va	lue	e Unit	
	Syllibol	Conditions	Min	Max	Oilit	Remarks
Serial clock L pulse width	t _{SLSH}		t _{CYCP} +10	-	ns	
Serial clock H pulse width	t _{SHSL}	C =20 pE	t _{CYCP} +10	-	ns	
SCK falling time	t _F	C _L =30 pF	-	5	ns	
SCK rising time	t _R		-	5	ns	






11.4.10 External Input Timing

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Parameter	Syllibol	Fill Name Conditions		Min	Max	Ullit	Remarks
Input pulse width	tinh, tinl	ADTGx	-	2 t _{CYCP} * ¹	-	ns	A/D converter trigger input
		INT00 to INT08,	*2	2 t _{CYCP} +100* ¹	-	ns	External
		INT12, INT13, INT15, NMIX	*3	500	-	ns	interrupt, NMI
		WKUPx	*4	500	500 -		Deep standby wake up

^{*1:} t_{CYCP} represents the APB bus clock cycle time.
For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".

- *2: In Run mode and Sleep mode
- *3: In Timer mode, RTC mode and Stop mode
- *4: In Deep Standby RTC mode and Deep Standby Stop mode





11.4.11 I²C Timing / I2C Slave Timing

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$


Parameter	Symbo	Conditions	Standar	d-Mode	Fast-l	Vlode	Unit	Remarks
Parameter	Ī	Conditions	Min	Max	Min	Max	Ullit	Remarks
SCL(SI2CSCL) clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) Start condition hold time SDA(SI2CSDA) ↓ → SCL(SI2CSCL) ↓	t _{HDSTA}		4.0	ı	0.6	1	μs	
SCL(SI2CSCL) clock L width	t _{LOW}		4.7	-	1.3	-	μs	
SCL(SI2CSCL) clock H width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) Start setup time $SCL(SI2CSCL) \uparrow \rightarrow SDA$ (SI2CSDA) \downarrow	t _{SUSTA}		4.7	-	0.6	1	μs	
Data hold time $SCL(SI2CSCL) \downarrow \rightarrow SDA(SI2CSDA)$ $\downarrow \uparrow$	t _{HDDAT}	C_L =30 pF, R=(Vp/I _{OL})* ¹	0	3.45* ²	0	0.9*3	μs	
Data setup time SDA (SI2CSDA)↓ ↑ → SCL (SI2CSCL)↑	t _{SUDAT}		250	-	100	-	ns	
Stop condition setup time SCL(SI2CSCL) ↑ → SDA(SI2CSDA) ↑	t _{susто}		4.0	ı	0.6	ı	μs	
Bus free time between Stop condition and Start condition	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}	-	2 t _{CYCP} * ⁴	-	2 t _{CYCP} * ⁴	-	ns	except I2C Slave

^{*1:} R represents the pull-up resistance of the SCL and SDA lines, and C_L the load capacitance of the SCL and SDA lines. V_P represents the power supply voltage of the pull-up resistance, and I_{OL} the V_{OL} guaranteed current.

For the number of the APB bus to which the I²C is connected, see "8. Block Diagram".

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.



^{*2:} The maximum t_{HDDAT} must satisfy at least the condition that the period during which the device is holding the SCL signal at L (t_{LOW}) does not extend.

^{*3:} A Fast-mode I²C bus device can be used in a Standard-mode I²C bus system, provided that the condition of t_{SUDAT} ≥ 250 ns is fulfilled.

^{*4:} t_{CYCP} represents the APB bus clock cycle time.




11.4.12 I²S Timing (MFS-I2S Timing)

Master Mode Timing

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbo	Pin	Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥	2.7 V	Unit
Farameter	Ī	Name	Conditions	Min	Max	Min	Max	Ollit
MI2SCK max frequency (*1)	F _{MI2SCK}	MI2SCKx		ı	6.144	-	6.144	MHz
I ² S clock cycle time (*1)	t _{ICYC}	MI2SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
I ² S clock Duty cycle	Δ	MI2SCKx		45%	55%	45%	55%	
		MI2SCKx						
MI2SCK↓ → MI2SWS delay time	t _{SWDT}	, MI2SWS		-30	+30	-20	+20	ns
		X						
MI2SCK↓ → MI2SDO delay time	t _{SDDT}	MI2SCKx , MI2SDO x	C _L =30 pF	-30	+30	-20	+20	ns
MI2SDI → MI2SCK ↑ setup time	t _{DSST}	MI2SCKx , MI2SDIx		50	-	36	-	ns
MI2SCK $\uparrow \rightarrow$ MI2SDI hold time	t _{SDHT}	MI2SCKx , MI2SDIx		0	-	0	-	ns
MI2SCK falling time	tF	MI2SCKx		-	5	-	5	ns
MI2SCK rising time	tR	MI2SCKx		-	5	-	5	ns

*1: I^2S clock should meet the multiple of PCLK(t_{ICYC}) and the frequency less than F_{MI2SCK} meantime. The detail information please refer to Chapter I^2S of Communication Macro Part of Peripheral Manual.






MI2SMCK Input Characteristics

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = 40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions	Val	lue	Unit	Remarks
Farameter	Symbol	Fill Name	Conditions	Min	Max	Ollit	ixemaiks
Input frequency	f _{CHS}	MI2SMCK	-	-	12.288	MHz	
Input clock cycle	t _{CYLHS}	-	-	81.3	-	ns	
Input clock pulse width	-	-	P _{WHS} /t _{CYLHS} P _{WLS} /t _{CYLHS}	45	55	%	When using external clock
Input clock rise time and fall time	t _{CFS}	-	-	-	5	ns	When using external clock



MI2SMCK Output Characteristics

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A =- 40°C to +105°C)

Parameter	Symbol Pin Name	Conditions	Conditions Value		Unit	Remarks			
Parameter	Symbol	Fill Name	Conditions	Min	Max	Ollit	Remarks		
Output fraguancy		f _{CHS} MI2SMCK		MICOMOK		-	25	MHz	V _{CC} ≥ 2.7 V
Output frequency	ICHS		-	-	20	MHz	V _{CC} < 2.7 V		



11.4.13 Smart Card Interface Characteristics

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A =- 40°C to +105°C)

Parameter	Cumbal	Pin Name	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Output rising time	4	ICx_VCC,		4	00	ns	
	t _R	ICx_RST,		4	20		
Output falling time		ICx_CLK,	C _L =30 pF	4	20	ns	
Output failing time	t _F	ICx_DATA	CL-30 pi	4	20	115	
Output clock frequency	f _{CLK}	ICY CLK		-	20	MHz	
Duty cycle	Δ	ICx_CLK		45%	55%		

■External pull-up resistor (20 k Ω to 50 k Ω) must be applied to ICx_CIN pin when it's used as smart card reader function.




11.4.14 SW-DP Timing

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A =- 40°C to +105°C)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
Farameter	Syllibol	Fill Name	Conditions	Min Max		Ollit	Remarks
SWDIO setup time	t _{sws}	SWCLK, SWDIO	-	15	-	ns	
SWDIO hold time	t _{swн}	SWCLK, SWDIO	-	15	1	ns	
SWDIO delay time	t _{SWD}	SWCLK, SWDIO	-	-	45	ns	

Note:

External load capacitance C_L=30 pF





11.5 12-bit A/D Converter

Electrical Characteristics of A/D Converter (Preliminary Values)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Cymphol	Din Nama		Value		l lmi4	Remarks
Symbol	Pin Name	Min	Тур	Max	Unit	Remarks
-	-	-	-	12	bit	
-	-	- 4.5	-	4.5	LSB	
-	-	- 2.5	-	+ 2.5		
V_{ZT}	ANxx	- 15	-	+ 15	mV	
V_{FST}	ANxx	AVRH - 15	-	AVRH + 15	mV	
		1.0	-	-		V _{CC} ≥ 2.7 V
-	-	4.0	-	-	μs	1.8 ≤ V _{CC} < 2.7 V
		10	-	-		1.65 ≤ V _{CC} < 1.8 V
		0.3	-			V _{CC} ≥ 2.7 V
Ts	-	1.2	-	10	μs	1.8 ≤ V _{CC} < 2.7 V
		3.0	-			1.65 ≤ V _{CC} < 1.8 V
		50	-			V _{CC} ≥ 2.7 V
Tcck	-	200	-	1000	ns	1.8 ≤ V _{CC} < 2.7 V
		500	-			1.65 ≤ V _{CC} < 1.8 V
Tstt	-	-	-	1.0	μs	
C _{AIN}	-	-	-	7.5	рF	
				2.2		V _{CC} ≥ 2.7 V
R _{AIN}	-	-	-	5.5	kΩ	1.8 ≤ V _{CC} < 2.7 V
						1.65 ≤ V _{CC} < 1.8 V
-	-	-	-	4	LSB	30 112 1
-	ANxx	-	-	5	μA	
-	ANxx	V _{SS}	-	AVRH	V	
						VCC ≥ 2.7V
-	AVRH		-	V _{CC}	V	VCC < 2.7V
_	AVRL		_	Vec	V	100 · L.// V
	Ts Tcck Tstt Cain Rain -	Tst - Cain - Rain - ANxx ANxx ANxx ANxx ANxx ANxx ANxx ANxx ANxx ANxx		Name	Min Typ Max 12 12 12 15 15 10 10 10 10 10 10	Name Min Typ Max Unit

^{*1:} The conversion time is the value of sampling time (t_S) + compare time (t_C).

The minimum conversion time is computed according to the following conditions:

 $V_{CC} \ge 2.7 \text{ V}$ sampling time=0.3 µs, compare time=0.7 µs 1.8 $\le V_{CC} < 2.7 \text{ V}$ sampling time=1.2 µs, compare time=2.8 µs sampling time=3.0 µs, compare time=7.0 µs

Ensure that the conversion time satisfies the specifications of the sampling time (t_s) and compare clock cycle (t_{CCK}). For details of the settings of the sampling time and compare clock cycle, refer to "Chapter: A/D Converter" in "FM0+ Family Peripheral Manual Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see "8. Block Diagram".

The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

^{*2:} The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).

 $^{^{*}3}$: The compare time (t_{C}) is the result of (Equation 2).





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

t_S: Sampling time

R_{AIN}: Input resistance of A/D Converter = $2.2 \text{ k}\Omega$ with 2.7 < VCC < 3.6

Input resistance of A/D Converter = 5.5 k Ω with 1.8 \leq VCC \leq 2.7

Input resistance of A/D Converter = $10.5 \text{ k}\Omega$ with $1.65 \leq \text{VCC} \leq 1.8$

C_{AIN}: Input capacitance of A/D Converter = 7.5 pF with $1.65 \le VCC \le 3.6$

R_{EXT}: Output impedance of external circuit

(Equation 2) $t_C=t_{CCK} \times 14$

t_C: Compare time

 t_{CCK} : Compare clock cycle



Definitions of 12-bit A/D Converter Terms


■ Resolution: Analog variation that is recognized by an A/D converter.

■Integral Nonlinearity: Deviation of the line between the zero-transition point (0b00000000000 ←→ 0b00000000001) and the

full-scale transition point (0b111111111110 ←→ 0b11111111111) from the actual conversion

characteristics.

■ Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



11.6 USB Characteristics

 $(V_{CC}=3.0 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

	Parameter	Comple al	Pin	Conditions	Va	lue	I I m i 4	Damarka
	Parameter	Symbol	Name	Conditions	Min	Max	Unit	Remarks
	Input H level voltage	ViH		-	2.0	V _{CC} + 0.3	V	*1
Input characteristics	Input L level voltage	VIL		-	V _{SS} – 0.3	0.8	V	*1
	Differential input sensitivity	VDI		-	0.2	-	V	*2
	Differential common mode range	Vсм		-	0.8	2.5	V	*2
	Output H level voltage	Vон		External pull-down resistance = 15 kΩ	2.8	3.6	٧	*3
	Output L level voltage	Vol	UDP0, UDM0	External pull-up resistance = 1.5 kΩ	0.0	0.3	٧	*3
	Crossover voltage	Vcrs		-	1.3	2.0	V	*4
Output	Rising time	trr		Full-speed	4	20	ns	*5
characteristic	Falling time	tFF		Full-speed	4	20	ns	*5
	Rising/Falling time matching	tғrғм		Full-speed	90	111.11	%	*5
	Output impedance	Zdrv		Full-speed	28	44	Ω	*6
	Rising time	tlr		Low-speed	75	300	ns	*7
	Falling time	tlf		Low-speed	75	300	ns	*7
	Rising/Falling time matching	tlrfm		Low-speed	80	125	%	*7


^{*1:} The switching threshold voltage of single-end-receiver of USB I/O buffer is set as within VIL(Max)=0.8 V, VIH(Min)=2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

*2: Use differential-receiver to receive USB differential data signal.

Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.




*3: The output drive capability of the driver is below 0.3 V at Low-state (VoL) (to 3.6 V and 1.5 kΩ load), and 2.8 V or above

Document Number: 002-00233 Rev.*B Page 87 of 107




(to the VSS and 1.5 k Ω load) at high-state (VOH)

*4: The cross voltage of the external differential output signal (D+ / D-) of USB I/O buffer is within 1.3 V to 2.0 V.



*5: The indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ±10% to minimize RFI emission.




*6 : USB Full-speed connection is performed via twist pair cable shield with 90 Ω ± 15% characteristic impedance (Differential Mode).


USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25 Ω to 33 Ω (recommendation value : 27 Ω) series resistor Rs.






*7: They indicate rising time (Trise) and falling time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See "Low-speed load (Compliance Load)" for condition of external load.



· Low-Speed Load (Upstream Port Load) – Reference 1




· Low-Speed Load (Downstream Port Load) – Reference 2





· Low-Speed Load (Compliance Load)





11.7 Low-Voltage Detection Characteristics

11.7.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Symbol Conditions		Value			Remarks
Faranietei	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	Fixed*1	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH	rixeu	1.43	1.55	1.65	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	8160× t _{CYCP} *2	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

^{*1:} The value of low voltage detection reset is always fixed.

 $^{^*}$ 2: t_{CYCP} indicates the APB1 bus clock cycle time.



11.7.2 Low-Voltage Detection Interrupt

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbo	Conditions	Value		Uni	Remarks	
raiailletei	ı I	Conditions	Min	Тур	Max	t	Remarks
Detected voltage	VDL	SVHI=00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH		1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	SVHI=00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH		1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	SVHI=00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH		1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	SVHI=00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH		1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	SVHI=01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH		1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	SVHI=01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH		1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	SVHI=01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH		1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	SVHI=01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH		1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	SVHI=01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	SVHI=01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH		2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	SVHI=01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH		2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	SVHI=01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI=10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH		2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	SVHI=10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI=10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH		2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	SVHI=10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH		3.04	3.30	3.56	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	8160 × t _{CYCP} *	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

^{*:} t_{CYCP} represents the APB1 bus clock cycle time.



11.8 Flash Memory Write/Erase Characteristics

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter		Value			Unit	Remarks
		Min	Тур	Max	Ullit	Remarks
Contar argae time	Large sector	-	1.1	2.7		The sector erase time includes the time of
Sector erase time	Small sector	-	0.3	0.9	S	writing prior to internal erase.
Halfword (16-bit) write time		-	30	528	μs	The halfword (16-bit) write time excludes the system-level overhead.
Chip erase time		-	4.5	11.7	s	The chip erase time includes the time of writing prior to internal erase.

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

Write/Erase Cycle and Data Hold Time

Write/Erase Cycle	Data Hold Time (Year)	Remarks
1,000	20*	
10,000	10*	

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).



11.9 Return Time from Low-Power Consumption Mode

11.9.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$

Para	Symbol	Val	ue	Unit	Remarks	
Current Mode	Mode to return	Symbol	Тур	Max	Unit	Remarks
Sleep mode	each Run Modes		4*H0	CLK	μs	When High-speed CR is enabled
Timer mode	High-speed CR Run mode Main Run mode PLL Run mode		12*HCLK	13*HCLK	μs	When High-speed CR is enabled
	Low-speed CR Run mode Sub Run mode		34+12*HCLK	72+13*HCLK	μs	
	High-speed CR Run mode Low-speed CR Run mode	4	34+12*HCLK	72+13*HCLK	μs	
Stop Mode	Main Run mode Sub Run mode PLL Run mode	t _{ICNT}	34+12*HCLK +toscwт	72+13*HCLK +toscwT	μs	*2
RTC mode	High-speed CR Run mode Low-speed CR Run mode Sub Run mode		34+12*HCLK	72+13*HCLK	μs	
	Main Run mode PLL Run mode		34+12*HCLK +toscwT	72+13*HCLK +toscwT	μs	*2
Deep Standby RTC mode Deep Standby Stop mode	High-speed CR Run mode		43	281	μs	

^{*1:} The maximum value depends on the condition of environment.

Operation Example of Return from Low-Power Consumption Mode (by External Interrupt*)




^{*:} External interrupt is set to detecting fall edge.

Document Number: 002-00233 Rev.*B

^{*2:} t_{OSCWT}: Oscillator stabilization time.







^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".



11.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, T_{A}=-40^{\circ}\text{C to } +105^{\circ}\text{C})$


Param	Cumbal	Va	lue	Unit	Remarks	
Current Mode	Mode to return	Symbol	Тур	Max*	Unit	Remarks
High-speed CR Sleep mode Main Sleep mode PLL Sleep mode			20	22	μs	When High-speed CR is enabled
Low-speed CR Sleep mode			50	106	μs	When High-speed CR is enabled
Sub Sleep mode			112	137	μs	When High-speed CR is enabled
High-speed CR Timer mode Main Timer mode PLL Timer mode	High-speed CR Run mode	t _{RCNT}	20	22	μs	When High-speed CR is enabled
Low-speed CR Timer mode			87	159	μs	
Sub Timer mode			148	209	μs	
Stop mode RTC mode			45	68	μs	
Deep Standby RTC mode Deep Standby Stop mode			43	281	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

Operation Example of Return from Low-Power Consumption Mode (by INITX)







^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "11.4.7 Power-on Reset Timing in 11.4 AC Characteristics in 11. Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




12. Ordering Information


Part number	On-chip Flash memory [Kbyte]	On-Chip SRAM [Kbyte]	Package	Packing
S6E1C32D0AGV20000	128	16	Plastic • LQFP (0.50 mm pitch), 64 pins	Trov
S6E1C31D0AGV20000	64	12	(LQD064-02)	Tray
S6E1C32C0AGV20000	128	16	Plastic • LQFP (0.50 mm pitch), 48 pins	Tray
S6E1C31C0AGV20000	64	12	(LQA048-02)	
S6E1C32B0AGP20000	128	16	Plastic • LQFP (0.80 mm pitch), 32 pins	Tray
S6E1C31B0AGP20000	64	12	(LQB032)	
S6E1C32D0AGN20000	128	16	Plastic • QFN64 (0.50 mm pitch), 64 pins	Tray
S6E1C31D0AGN20000	64	12	(WNS064)	
S6E1C32C0AGN20000	128	16	Plastic • QFN48 (0.50 mm pitch), 48 pins	Tray
S6E1C31C0AGN20000	64	12	(WNY048)	
S6E1C32B0AGN20000	128	16	Plastic • QFN32 (0.50 mm pitch), 32 pins	Tray
S6E1C31B0AGN20000	64	12	(WNU032)	
(TBD)	128	16	WLCSP (TBD)	(TBD)





13. Package Dimensions

LQB032 032 LEAD PLASTIC LOW PROFILE QUAD FLAT PACKAGE









LQB032					
MIN.	NOM.	MAX.			
—	—	1.60			
0.05	_	0.15			
0.32	0.35	0.42			
0.13	_	0.18			
9.00 BSC					
7.00 BSC					
	0.80 BSC	;			
	9.00 BSC	;			
	7.00 BSC	;			
0° - 7					
0.45	0.60	0.75			
1.00 REF					
0.25 BSC					
	0.05 0.32 0.13 0° 0°	MIN. NOM.			


SYMBOL	TOLERANCES OF FORM AND POSITION
N	32
aaa	0.20
bbb	0.10
ccc	0.10
ddd	0.20

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
 DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
 LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS DI AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10.A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



LQA048-02, 48 Lead Plastic Low Profile Quad Flat Package




PACKAGE	LQA048-02						
SYMBOL	MIN.	MIN. NOM. MAX					
Α	_	_	1.70				
A1	0.00	_	0.20				
b	0.17	0.22	0.27				
С	0.09		0.20				
D	9	9.00 BSC					
D1	7.00 BSC.						
е	0.50 BSC						
E	9.00 BSC.						
E1		7.00 BSC					
L	0.45	0.60	0.75				
L1	0.30	0.50	0.70				
aaa	_		0.20				
bbb	<u> </u>						
ccc	0.08						
ddd	<u> </u>						
N		48					

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
 DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LEOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



LQD064-02, 64 Lead Plastic Low Profile Quad Flat Package




PACKAGE	LQD64-02					
SYMBOL	MIN.	NOM.	MAX.			
A	_	_	1.70			
A1	0.00	_	0.20			
b	0.17	0.22	0.27			
С	0.09		0.20			
D	1	2.00 BS0).			
D1	10.00 BSC.					
е	0.50 BSC					
Е	1	2.00 BSC	Σ.			
E1	1	0.00 BSC).			
L	0.45	0.60	0.75			
L1	0.30	0.50	0.70			
aaa			0.20			
bbb		_	0.10			
ccc	<u> </u>					
ddd	<u> </u>					
N	64					

NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
 DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- (A) DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 0)41 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.




WNU032 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES





	м	ILLIMETER								
SYMBOL			` 	NOTE	1, DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.					
	MIN.	NOM.	MAX.		2. ALL DIMENSIONS ARE IN MILLIMETERS.					
Α	_	_	0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.					
A ₁	0.00	_	0.05	TERMINAL HEIGHT	ADIMENSION "5" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND					
D		5.00 BSC		BODY SIZE	0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "O"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.					
E	E 5.00 BSC			BODY SIZE	6.ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.					
b	0.20	0.25	0.30	TERMINAL WIDTH	6. MAX. PACKAGE WARPAGE IS 0.05mm.					
D2	3.20 BSC			EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.					
E2	3.20 BSC			EXPOSED PAD SIZE	A PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.					
е	0.50 BSC			TERMINAL PITCH	ASSILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS					
С		0.25 REF		EXPOSED PAD CHAMFER	The leading mod					
L	0.35	0.40	0.45	TERMINAL LENGTH						
N		32		TERMINAL COUNT						
aaa		0.10								
bbb	0.10									
ccc	0.10									
ddd		0.05								
999		0.08								
fff		0.10			Rev. 0A					



WNY048 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES







SYMBOL	M	LLIMETER	₹	NOTE	
STMBOL	MIN.	NOM.	MAX.	NOTE	
Α	_	_	0.80	PROFILE	
A1	0.00	_	0.05	TERMINAL HEIGHT	
D	7.00 BSC			BODY SIZE	
E	7.00 BSC			BODY SIZE	
b	0.18	0.25	0.30	TERMINAL WIDTH	
D2	4.65 BSC			EXPOSED PAD SIZE	
E ₂	4.65 BSC			EXPOSED PAD SIZE	
е	0.50 BSC			TERMINAL PITCH	
С	0.30 REF			EXPOSED PAD CHAMFER	
L	0.45	0.50	0.55	TERMINAL LENGTH	


N	48	TERMINAL COUNT
aaa	0.10	
bbb	0.10	
ddd	0.05	
eee	0.05	
fff	0.15	

- 1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- 5ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- 8 PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- $\underline{\hat{\mathbb{A}}}$ pilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals.

Rev. 0A



WNS064 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES



					_	
MILLIMETER SYMBOL		NOTE				
SYMBOL	MIN.	ном.	MAX.	NOIE	DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994. ALL DIMENSIONS ARE IN MILLIMETERS.	
Α		_	0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.	
A 1	0.00	_	0.05	TERMINAL HEIGHT	ADIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND	
D	D 9.00 BSC			BODY SIZE	0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTH END OF THE TERMINAL. THE DIMENSION "5"SHOULD NOT BE MEASURED IN THAT RADIUS	
E	E 9.00 BSC			BODY SIZE	⚠ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.	
b	0.20	0.25	0.30	TERMINAL WIDTH	6. MAX. PACKAGE WARPAGE IS 0.05mm.	
D ₂	7.20 BSC			EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.	
E2	E2 7.20 BSC			EXPOSED PAD SIZE	⚠PIN#1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.	
е	e 0.50 BSC			TERMINAL PITCH	SPILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.	
С	0.50 REF			EXPOSED PAD CHAMFER		
L	0.35	0.40	0.45	TERMINAL LENGTH		
N		64		TERMINAL COUNT		
aaa	0.10					
bbb	0.10					
ddd	0.05					
eee	0.05					
fff	0.15]	

Rev. 0A



Document History

Document Title: S6E1C3 Series 32-bit ARM® Cortex®-M0+ FM0+ Microcontroller

Document Number: 002-00233

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4896074	TEKA	08/31/2015	New Spec.
*A	4955136	TEKA	10/9/2015	AC/DC characteristics updated. Typo fixed in "List of Pin Functions".
*B	5158709	YUKT	03/04/2016	Added the frequency value of "Ta = - 10°C to + 105°C" on "11.4.3 Built-in CR Oscillation Characteristics".
				Added the remark of "VCC < 0.2V" on "11.4.7 Power-on Reset Timing".
				Added the measure condition(*9) of ICC on "11.3.1 Current Rating".
				Changed the package outlines to cypress format on "13. Package Dimensions".
				Changed the package codes to cypress codes on "3. Pin Assignment" and "12. Ordering Information".



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/wireless

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cvpress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

PSoC® Solutions

cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00233 Rev.*B March 4, 2016 Page 107 of 107