Power MOSFET

60 V, 4.0 m Ω , 100 A, Single N-Channel

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5C645NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Current R _{0JC} (Notes 1, 3)	Steady State	T _C = 25°C	I _D	100	Α
		T _C = 100°C		71	
Power Dissipation R ₀ JC (Note 1)		T _C = 25°C	P_{D}	79	W
		T _C = 100°C		40	
Continuous Drain Current R _{0JA} (Notes 1, 2, 3)	Steady State	T _A = 25°C	I _D	22	Α
		T _A = 100°C		15	
Power Dissipation R _{0JA} (Notes 1 & 2)		T _A = 25°C	P _D	3.7	W
		T _A = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	820	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	100	Α
Single Pulse Drain–to–Source Avalanche Energy (I _{L(pk)} = 5 A)			E _{AS}	185	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	41	


- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Surface–mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
 Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
60 V	4.0 mΩ @ 10 V	400 A	
	5.7 mΩ @ 4.5 V	100 A	



N-CHANNEL MOSFET



5C645L = Specific Device Code = Assembly Location Α

Υ = Year = Work Week W ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•			•			•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				15.5		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V$	T _J = 25 °C			10		
		V _{DS} = 48 V	T _J = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 20 V				100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu\text{A}$		1.2		2.0	V	
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-4.9		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 50 A		3.3	4.0	0	
		V _{GS} = 4.5 V	I _D = 50 A		4.6	5.7	mΩ	
Forward Transconductance	9FS	V _{DS} = 15 V, I _D = 50 A			105		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 50 V			2200			
Output Capacitance	Coss				900		pF	
Reverse Transfer Capacitance	C _{RSS}				17			
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$			16			
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$			34		1	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$			1.5		nC	
Gate-to-Source Charge	Q _{GS}				5.6			
Gate-to-Drain Charge	Q_{GD}				5.1			
Plateau Voltage	V_{GP}				2.8		V	
SWITCHING CHARACTERISTICS (Note:	5)			•			•	
Turn-On Delay Time	t _{d(ON)}				10			
Rise Time	t _r	V _{GS} = 4.5 V, V _I	ns = 30 V.		15]	
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 50 \text{ A}, R_G = 2.5 \Omega$			24		ns	
Fall Time	t _f				5.0			
DRAIN-SOURCE DIODE CHARACTERIS	STICS	•				•	•	
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 50 A	T _J = 25°C		0.88	1.2	.,	
			T _J = 125°C		0.78			
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dI}_{S}/dt = 100 \text{ A}/\mu\text{s,}$ $I_{S} = 50 \text{ A}$			41			
Charge Time	ta				21		ns	
Discharge Time	t _b				20			
Reverse Recovery Charge	Q _{RR}				32		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance vs. Gate-to-Source

Voltage **Gate Voltage** 2.5 100,000 $V_{GS} = 10 V$ $T_{.1} = 125^{\circ}C$ $I_D = 50 A$ 10,000 I_{DSS}, LEAKAGE (nA) $T_J = 85^{\circ}C$ 1000 100 10 -25 25 50 75 100 125 150 175 15 25 35 45 55 -50 T_J, JUNCTION TEMPERATURE (°C) V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current vs. Voltage

Figure 4. On-Resistance vs. Drain Current and

4.0

TYPICAL CHARACTERISTICS




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

 R_G , GATE RESISTANCE (Ω)




Figure 11. Safe Operating Area

Figure 10. Diode Forward Voltage vs. Current

V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)







Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS5C645NLT1G	5C645L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C645NLWFT1G	645LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C645NLT3G	5C645L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C645NLWFT3G	645LWF	DFN5 (Pb–Free, Wettable Flanks)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- ASWIE 114.5W, 1894.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION D1 AND E1 DO NOT INCLUDE
 MOLD FLASH PROTRUSIONS OR GATE
 BURRS.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е	1.27 BSC				
G	0.51	0.61	0.71		
K	1.20	1.35	1.50		
L	0.51	0.61	0.71		
L1	0.125 REF				

3.40


STYLE 1: PIN 1. SOURCE

3.00

2. SOURCE 3. SOURCE

GATE DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative