


High voltage high and low-side driver

Datasheet - production data



Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/nsec in full temperature range
- · Driver current capability:
 - 290 mA source
 - 430 mA sink
- Switching times 75/35 nsec rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Integrated bootstrap diode
- Comparator for fault protections
- Smart shutdown function
- · Adjustable deadtime
- Interlocking function
- Compact and simplified layout
- · Bill of material reduction
- Effective fault protection
- Flexible, easy and fast design

Applications

- Motor driver for home appliances, factory automation, industrial drives and fans
- · HID ballasts, power supply units

Description

The L6391 is a high voltage device manufactured with the BCD™ "OFF-LINE" technology. It is a single-chip half-bridge gate driver for N-channel power MOSFET or IGBT.

The high-side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller/DSP.

An integrated comparator is available for protections against overcurrent, overtemperature, etc.

Table 1. Device summary

Order code	Package	Packaging	
L6391N ⁽¹⁾	DIP-14	Tube	
L6391D	SO-14	Tube	
L6391DTR	SO-14	Tape and reel	

^{1.} Package option for evaluation only, not available for production.

Contents L6391

Contents

1	Bloc	Block diagram 3					
2	Pin o	connection	4				
3	Truth	n table	5				
4	Elect	trical data	6				
	4.1	Absolute maximum ratings	6				
	4.2	Thermal data	6				
	4.3	Recommended operating conditions	7				
5	Elec	trical characteristics	8				
	5.1	AC operation	8				
	5.2	DC operation 1	0				
6	Wave	eform definitions1	2				
7	Sma	rt shutdown function	3				
8	Туріс	cal application diagram	6				
9	Boot	strap driver1	7				
	9.1	C _{BOOT} selection and charging	7				
10	Pack	rage mechanical data	9				
11	Revi	sion history	<u>2</u> 3				

L6391 Block diagram

1 Block diagram

BOOTSTRAP DRIVER FLOATING STRUCTURE VCC воот ---- from LVG UV DETECTION DETECTION HVG I LEVEL SHIFTER HVG HIN LOGIC SHOOT THROUGH PREVENTION LIN LVG DRIVER LVG SD/OD SMART SD COMPARATOR CP+ CP-DEAD DT TIME GND AM02456v1

Figure 1. Block diagram

Pin connection L6391

2 Pin connection

Figure 2. Pin connection (top view)




Table 2. Pin description

Pin number	Pin name	Туре	Function	
1	LIN	I	Low-side driver logic input (active low)	
2	SD/OD (1)	I/O	Shutdown logic input (active low)/open-drain comparator output	
3	HIN	I	High-side driver logic input (active high)	
4	VCC	Р	Lower section supply voltage	
5	DT	I	Deadtime setting	
6	NC		Not connected	
7	GND	Р	Ground	
8	CP-	I	Comparator negative input	
9	CP+	I	Comparator positive input	
10	LVG ⁽¹⁾	0	Low-side driver output	
11	NC		Not connected	
12	OUT	Р	High-side (floating) common voltage	
13	HVG ⁽¹⁾	0	High-side driver output	
14	ВООТ	Р	Bootstrapped supply voltage	

^{1.} The circuit guarantees less than 1 V on the LVG and HVG pins (@ I_{sink} = 10 mA), with V_{CC} > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.

L6391 Truth table

3 Truth table

Table 3. Truth table

	Input	Out	tput	
SD	LIN	HIN	LVG	HVG
L	Х	Х	L	L
Н	Н	L	L	L
Н	L	Н	L	L
Н	L	L	Н	L
Н	Н	Н	L	Н

Note: X: don't care

Electrical data L6391

4 Electrical data

4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Va	Unit	
Symbol	Parameter	Min.	Max.	- Onit
V _{cc}	Supply voltage	-0.3	21	٧
V _{out}	Output voltage	V _{boot} - 21	V _{boot} + 0.3	V
V _{boot}	Bootstrap voltage	-0.3	620	V
V _{hvg}	High-side gate output voltage	V _{out} - 0.3	V _{boot} + 0.3	٧
V _{Ivg}	Low-side gate output voltage	-0.3	V _{cc} + 0.3	٧
V _{cp} -	Comparator negative input voltage	-0.3	V _{cc} + 0.3	٧
V _{cp+}	Comparator positive input voltage	-0.3	V _{cc} + 0.3	٧
V _i	Logic input voltage	-0.3	15	٧
V _{OD}	Open-drain voltage	-0.3	15	٧
dv _{out} / dt	Allowed output slew rate		50	V/ns
P _{tot}	Total power dissipation (TA = 25 °C)		800	mW
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-50	150	°C
ESD	HBM (human body model)		2	kV

4.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	SO-14	DIP-14	Unit
R _{th(JA)}	Thermal resistance junction-to-ambient	165	100	°C/W

L6391 Electrical data

4.3 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Pin	Parameter	Test conditions	Min.	Max.	Unit
V _{cc}	4	Supply voltage		12.5	20	V
V _{BO} ⁽¹⁾	14-12	Floating supply voltage		12.4	20	V
V _{out}	12	DC output voltage		- 9 ⁽²⁾	580	V
V _{CP-}	8	Comparator negative input voltage	V _{CP+} [2.5 V]		V _{CC} ⁽³⁾	V
V _{CP+}	9	Comparator positive input voltage	V _{CP-} [2.5 V]		V _{CC} ⁽³⁾	V
f _{sw}		Switching frequency	HVG, LVG load C _L = 1 nF		800	kHz
TJ		Junction temperature		-40	125	°C

^{1.} $V_{BO} = V_{boot} - V_{out}$.

^{2.} LVG off. V_{cc} = 12.5 V. Logic is operational if V_{boot} > 5 V.

^{3.} At least one of the comparator's inputs must be lower than 2.5 V to guarantee proper operation.

Electrical characteristics L6391

5 Electrical characteristics

5.1 AC operation


Table 7. AC operation electrical characteristics (V $_{CC}$ = 15 V; T $_{J}$ = +25 °C)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on}	1 vs 10	High/low-side driver turn-on propagation delay	V _{out} = 0 V	50	125	200	ns
t _{off}	3 vs 13	High/low-side driver turn-off propagation delay	$V_{boot} = Vcc$ $C_L = 1 \text{ nF}$ $V_i = 0 \text{ to } 3.3 \text{ V}$	50	125	200	ns
t _{sd}	2 vs 10, 13	Shutdown to high/low-side driver propagation delay	see Figure 3	50	125	200	ns
t _{isd}		Comparator triggering to high/low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CP+; CP- = 0.5 V		200	250	ns
МТ		Delay matching, HS and LS turn-on/off				30	ns
			$R_{DT} = 0 \Omega$, $C_L = 1 nF$	0.1	0.18	0.25	μs
DT	5	Deadtime setting range	$R_{DT} = 37 \text{ k}\Omega$, $C_L = 1 \text{ nF}$, $C_{DT} = 100 \text{ nF}$	0.48	0.6	0.72	μs
	5	see Figure 4	$R_{DT} = 136 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$	1.35	1.6	1.85	μs
			$R_{DT} = 260 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$	2.6	3.0	3.4	μs
			$R_{DT} = 0 \Omega$, $C_L = 1 nF$			80	ns
MDT		Matching deadtime ⁽¹⁾	$R_{DT} = 37 \text{ k}\Omega$, $C_L = 1 \text{ nF}$, $C_{DT} = 100 \text{ nF}$			120	ns
IVIDI		watering deadtime.	$R_{DT} = 136 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$			250	ns
			$R_{DT} = 260 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$			400	ns
t _r	10,13	Rise time	C _L = 1 nF		75	120	ns
t _f	10,13	Fall time	C _L = 1 nF		35	70	ns

^{1.} $MDT = |DT_{LH} - DT_{HL}|$ (see *Figure 5*).

Figure 3. Timing 50% 50% $\overline{\mathsf{LIN}}$ LVG 10% 10% t_{off} 50% 50% HIN **HVG** t_{on} $t_{ ext{off}}$ 50% $\overline{\mathsf{SD}}$ LVG/HVG $t_{\sf sd}$

Figure 4. Typical deadtime vs. DT resistor value



Electrical characteristics L6391

5.2 DC operation

Table 8. DC operation electrical characteristics (V_{CC} = 15 V; T_{J} = + 25 °C)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}		V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}		V _{cc} UV turn-ON threshold		11.5	12	12.5	V
V _{cc_thOFF}		V _{cc} UV turn-OFF threshold		10	10.5	11	V
I _{qccu}	4	Undervoltage quiescent supply current	$\begin{aligned} & \frac{V_{\text{CC}}}{\text{SD}} = 9.5 \text{ V} \\ & \overline{\text{SD}} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}; \\ & \text{HIN} = \text{GND}; \\ & \text{R}_{\text{DT}} = 0 \Omega; \\ & \text{CP+} = \text{GND}; \text{CP-} = 5 \text{ V} \end{aligned}$		100	150	μΑ
I _{qcc}		Quiescent current	$\begin{aligned} &\frac{V_{CC}}{SD} = 15 \text{ V} \\ &\frac{SD}{SD} = 5 \text{ V}; \\ &\text{LIN} = 5 \text{ V}; \\ &\text{HIN} = \text{GND}; \\ &\text{R}_{DT} = 0 \Omega; \\ &\text{CP+} = \text{GND}; \text{CP-} = 5 \text{ V} \end{aligned}$		500	1000	μА
Bootstrapp	ed sup	oly voltage section ⁽¹⁾					
V _{BO_hys}		V _{BO} UV hysteresis		1.2	1.5	1.8	V
V _{BO_thON}		V _{BO} UV turn-ON threshold		10.6	11.5	12.4	V
V _{BO_thOFF}		V _{BO} UV turn-OFF threshold		9.1	10	10.9	V
I _{QBOU}	14-12	Undervoltage V _{BO} quiescent current	$V_{BO} = 9 \text{ V}$ $\overline{SD} = 5 \text{ V}; \overline{LIN} \text{ and}$ $HIN = 5 \text{ V};$ $R_{DT} = 0 \Omega;$ $CP+ = GND; CP- = 5 \text{ V}$		70	110	μА
I _{QBO}		V _{BO} quiescent current	V_{BO} = 15 V \overline{SD} = 5 V; \overline{LIN} and HIN = 5 V; R_{DT} = 0 Ω CP+ = GND; $CP-$ = 5 V		200	240	μА
I _{LK}		High voltage leakage current	$V_{hvg} = V_{out} = V_{boot} = 600 \text{ V}$			10	μΑ
R _{DS(on)}		Bootstrap driver on resistance ⁽²⁾	LVG ON		120		W
Driving buf	fer sect	ion			1		
I _{so}	10, 13	High/low-side source short- circuit current	$V_{IN} = V_{ih} (t_p < 10 \ \mu s)$	200	290		mA
I _{si}	10, 13	High/low-side sink short- circuit current	$V_{IN} = V_{il} (t_p < 10 \mu s)$	250	430		mA

Table 8. DC operation electrical characteristics (V_{CC} = 15 V; T_J = + 25 °C) (continued)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Logic inpu	Logic inputs								
V _{il}		Low level logic threshold		0.8		1.1	V		
V _{ih}	1, 2, 3	High level logic threshold voltage		1.9		2.25	V		
V _{il_S}	1, 3	Single input voltage	LIN and HIN connected together and floating			0.8	V		
I _{HINh}	3	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μΑ		
I _{HINI}		HIN logic "0" input bias current	HIN = 0 V			1	μΑ		
I _{LINI}	1	LIN logic "0" input bias current	LIN = 0 V	3	6	20	μΑ		
I _{LINh}] '	LIN logic "1" input bias current	LIN = 15 V			1	μΑ		
I _{SDh}	2	SD logic "1" input bias current	SD = 15 V	10	40	100	μΑ		
I _{SDI}		SD logic "0" input bias current	<u>SD</u> = 0 V			1	μΑ		

^{1.} $V_{BO} = V_{boot} - V_{out}$.

Table 9. Sense comparator⁽¹⁾ (V_{CC} = 15 V, T_J = +25 °C)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{io}	8, 9	Input offset voltage		-15		15	mV
I _{ib}	8, 9	Input bias current	$V_{CP+} = 1 \text{ V}, V_{CP-} = 0.5 \text{ V}$			1	μΑ
V _{ol}	2	Open-drain low level output voltage	$I_{od} = -3 \text{ mA V}_{CP} + = 1 \text{ V};$ $V_{CP} - = 0.5 \text{ V};$			0.5	V
t _{d_comp}		Comparator delay	R_{pull} = 100 kΩ to 5 V on \overline{SD} /OD pin; V _{CP} - = 0.5 V; voltage step on CP+ = 0 to 3.3 V		90	130	ns
SR	2	Slew rate	$C_L = 180 \text{ pF}; R_{pu} = 5 \text{ k}\Omega$		60		V/µs

^{1.} Comparator is disabled when $\rm V_{\rm cc}$ is in UVLO condition.

^{2.} $R_{DS(on)} \text{ is tested in the following way: } R_{DS(on)} = \left[\left(V_{CC} - V_{CBOOT1} \right) - \left(V_{CC} - V_{CBOOT2} \right) \right] / \left[I_1 (V_{CC}, V_{CBOOT1}) - I_2 (V_{CC}, V_{CBOOT2}) \right] / \left[I_2 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_2 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2}) - I_3 (V_{CC}, V_{CBOOT2}) \right] / \left[I_3 (V_{CC}, V_{CBOOT2$

Waveform definitions L6391

6 Waveform definitions

12/24




Figure 5. Deadtime and interlocking waveform definitions

7 Smart shutdown function

The L6391 integrates a comparator committed to the fault sensing function. Both comparator's inputs are available on pins 8 and 9. For example, applying a voltage reference to CP- and connecting the CP+ to an external shunt resistor, a simple overcurrent detection function can be implemented.

The output signal of the comparator is fed to an integrated MOSFET with the open-drain output available on pin 2, shared with the SD input. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low level leaving the half-bridge in tri-state.

Figure 6. Smart shutdown timing waveforms CP-CP+ HIN/LIN **PROTECTION** HVG/LVG SD/OD au_2 open-drain gate (internal) disable time Fast shutdown: the driver outputs are set in SD state immediately after the comparator triggering even if the SD signal has not yet reached the lower input threshold An approximation of the disable time is given by: $t_1 \cong \tau_1 \cdot ln \left(\frac{V_{off} - V_{on}}{V_{il} - V_{on}} \right)$ SHUTDOWN CIRCUIT $t_2 \cong \tau_2 \cdot ln \left(\frac{V_{il} - V_{off}}{V_{ih} - V_{off}} \right)$ $\tau_1 = \left(R_{ON_OD}//R_{SD}\right) \cdot C_{SD}$ SD/OE $\tau_2 = \left(R_{PD_SD} / / R_{SD} \right) \cdot C_{SD}$ FROM/TO SMART CONTROLLER SD LOGIC RON_OD R_{ON_OD} $R_{ON_OD} + R_{SD}$ R_{PD_SD} $V_{off} = \frac{R_{PD_SD}}{R_{PD_SD} + R_{SD}} \cdot V_{BIAS}$ AM16755v1

47/

In common overcurrent protection architectures, the comparator output is usually connected to the SD input and an RC network is connected to this SD/OD line in order to provide a monostable circuit, which implements a protection time following the fault condition. Differently from the common fault detection systems, the L6391 smart shutdown architecture allows immediate turn-off of the output gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the current output switch-off. In fact the time delay between the fault and the output turn-off is no longer dependent on the RC value of the external network connected to the SD/OD pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time, the internal logic turns on the open-drain output and holds it on until the SD voltage goes below the SD logic input lower threshold. When such threshold is reached, the open-drain output is turned off, allowing the external pull-up to recharge the capacitor. The driver outputs restart following the input pins as soon as the voltage at the SD/OD pin reaches the higher threshold of the SD logic input. The smart shutdown system gives the possibility to increase the time constant of the external RC network (that determines the disable time after the fault event) up to very large values without increasing the delay time of the protection.

Any external signal provided to the \overline{SD} pin is not latched and can be used as control signal in order to perform, for instance, PWM chopping through this pin. In fact when a PWM signal is applied to the \overline{SD} input and the logic inputs of the gate driver are stable, the outputs switch from the low level to the state defined by the logic inputs and vice versa.

In some applications, it may be useful to latch the driver in the shutdown condition for an arbitrary time, until the controller decides to reset it to normal operation. This may, for example, be achieved by a circuit as the one shown in *Figure 7*. When the open-drain starts pulling down the \overline{SD}/OD pin, the external latch turns on and keeps the pin to GND, preventing it from being pulled up again once the \overline{SD} logic input lower threshold is reached and the internal open-drain turns off. One pin of the controller is used to release the external latch, and one to externally force a shutdown condition and also to read the status of the \overline{SD}/OD pin.




Figure 7. Protection latching circuit

In applications using only one L6391 for the protection of different legs (such as a single-shunt inverter, for example), the resistor divider, shown in *Figure 8*, can be implemented. This simple network allows the SD pins of the other devices to reach a voltage lower than L6391 V_{ij} , so that each device can get its low logic level regardless of part-to-part variations of the thresholds.

Figure 8. SD level shifting circuit

8 Typical application diagram




Figure 9. Application diagram

L6391 Bootstrap driver

9 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is usually accomplished by a high voltage fast recovery diode (*Figure 10*). In the L6391 a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with diode in series, as shown in *Figure 11*. An internal charge pump (*Figure 11*) provides the DMOS driving voltage.

9.1 C_{BOOT} selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOS total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

Equation 2

$$C_{BOOT}>>> C_{EXT}$$

if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop is 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has also to take into account the leakage and quiescent losses.

HVG steady-state consumption is lower than 240 μ A, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply C_{EXT} with 1.2 μ C. This charge on a 1 μ F capacitor means a voltage drop of 1.2 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS $R_{DS(on)}$ (typical value: 120 Ω). At low frequency this drop can be neglected. Anyway, the rise of frequency has to take into account.

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 3

$$V_{drop} = I_{charge}R_{DS(on)} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{DS(on)}$$

where Q_{gate} is the gate charge of the external power MOS, $R_{DS(on)}$ is the on resistance of the bootstrap DMOS and T_{charge} is the charging time of the bootstrap capacitor.

Bootstrap driver L6391

For example: using a power MOS with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 μs . In fact:

Equation 4

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 120\Omega \sim 0.7V$$

 V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

Figure 10. Bootstrap driver with high voltage fast recovery diode





Figure 11. Bootstrap driver with internal charge pump



10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Table 10. DIP-14 mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
А			5.33		
A1	0.38				
A2	2.92	3.30	4.95		
b	0.36	0.46	0.56		
b2	1.14	1.52	1.78		
С	0.20	0.25	0.36		
D	18.67	19.05	19.69		
E	7.62	7.87	8.26		
E1	6.10	6.35	7.11		
е		2.54			
e1		15.24			
eA		7.62			
eB			10.92		
L	2.92	3.30	3.81		

Note:

"D" and "E1" dimensions do not include mold flash or protusions. Mold flash or protusions don't have to exceed 0.25 mm.




Figure 12. DIP-14 package dimensions

Table 11. SO-14 mechanical data

Dim.	mm		
	Min.	Тур.	Max.
Α	1.35		1.75
A1	0.10		0.25
A2	1.10		1.65
В	0.33		0.51
С	0.19		0.25
D	8.55		8.75
Е	3.80		4.00
е		1.27	
Н	5.80		6.20
h	0.25		0.50
L	0.40		1.27
К	0		8
е		0.40	
ddd			0.10




Figure 13. SO-14 package dimensions

L6391 Revision history

11 Revision history

Table 12. Document revision history

Date	Revision	Changes
14-Dec-2010	1	First release.
10-May-2013	2	Added HBM parameter to <i>Table 4</i> . Added I _{QBO} max. value to <i>Table 8</i> . Changed V _{il} and V _{ih} min. and max. values in <i>Table 8</i> . Added note to <i>Table 9</i> . Updated <i>Section 7</i> and <i>Section 9.1</i> . Changed <i>Figure 6</i> and added <i>Figure 7</i> and <i>Figure 8</i> . Updated SO-14 mechanical data. Updated DIP-14 mechanical data.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

24/24 DocID17892 Rev 2

