



**PRELIMINARY**

**CY62167G/CY62167GE MoBL®**

**16-Mbit (1 M words × 16 bit / 2 M words × 8 bit)  
Static RAM with Error-Correcting Code (ECC)**

## Features

- Ultra-low standby current
  - Typical standby current: 4.6  $\mu$ A
  - Maximum standby current: 16  $\mu$ A
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 48-pin TSOP I package configurable as 1 M × 16 or 2 M × 8 SRAM
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

## Functional Description

CY62167G and CY62167GE are high-performance CMOS, low-power (MoBL®) SRAM devices with embedded ECC<sup>[1]</sup>. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62167GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable (CE) input LOW. To access dual chip enable devices, assert both chip enable inputs – CE<sub>1</sub> as LOW and CE<sub>2</sub> as HIGH.

To perform data writes, assert the Write Enable ( $\overline{WE}$ ) input LOW, and provide the data and address on the device data pins (I/O<sub>0</sub> through I/O<sub>15</sub>) and address pins (A<sub>0</sub> through A<sub>19</sub>) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Output Enable ( $\overline{OE}$ ) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). To perform byte accesses, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH for a single chip enable device and CE<sub>1</sub> HIGH / CE<sub>2</sub> LOW for a dual chip enable device), or the control signals are de-asserted ( $\overline{OE}$ , BLE, BHE).

These devices have a unique Byte Power-down feature where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62167GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the [Truth Table – CY62167G/CY62167GE on page 17](#) for a complete description of read and write modes.

The CY62167G and CY62167GE devices are available in a Pb-free 48-pin TSOP I package and 48-ball VFBGA packages. The logic block diagrams are on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 2 M words × 8 bit device. Refer to the Pin Configurations section for details.

### Note

1. This device does not support automatic write-back on error detection.




**Contents**


Pin Configuration – CY62167G .....	4	Package Diagrams .....	19
Pin Configuration – CY62167GE .....	5	Acronyms .....	21
Product Portfolio .....	7	Document Conventions .....	21
Maximum Ratings .....	8	Units of Measure .....	21
Operating Range .....	8	<b>Errata .....</b>	<b>22</b>
DC Electrical Characteristics .....	8	Part Numbers Affected .....	22
Capacitance .....	10	CY62167G(E) Qualification Status .....	22
Thermal Resistance .....	10	CY62167G(E) SRAM Errata Summary .....	22
AC Test Loads and Waveforms .....	10	<b>Document History Page .....</b>	<b>24</b>
Data Retention Characteristics .....	11	<b>Sales, Solutions, and Legal Information .....</b>	<b>28</b>
Data Retention Waveform .....	11	Worldwide Sales and Design Support .....	28
Switching Characteristics .....	12	Products .....	28
Switching Waveforms .....	13	PSoC® Solutions .....	28
Truth Table – CY62167G/CY62167GE .....	17	Cypress Developer Community .....	28
ERR Output – CY62167GE .....	17	Technical Support .....	28
Ordering Information .....	18		
Ordering Code Definitions .....	18		

**Pin Configuration – CY62167G**

**Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without ERR) – CY62167G [2]**



**Figure 2. 48-pin TSOP I pinout (Dual Chip Enable without ERR) – CY62167G [2, 3]**




**Notes**


- NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- Tie the **BYTE** pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 1 M x 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M x 8 SRAM by tying the **BYTE** signal to V<sub>SS</sub>. In the 2 M x 8 configuration, pin 45 is the extra address line A<sub>20</sub>, while **BHE**, **BLE**, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.

**Pin Configuration – CY62167GE**

**Figure 3. 48-ball VFBGA pinout (Single Chip Enable with ERR) – CY62167GE [4]**



**Figure 4. 48-ball VFBGA pinout (Dual Chip Enable with ERR) – CY62167GE [4]**




**Note**

4. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.

**Pin Configuration – CY62167GE** (continued)

**Figure 5. 48-pin TSOP I pinout (Dual Chip Enable with ERR) – CY62167GE** [5, 6]



**Notes**

- NC pins are not connected internally to the die and are typically used for address expansion to a higher density device. Refer to the respective datasheets for pin configuration.
- Tie the BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 1 M x16 SRAM. The 48-pin TSOP I package can also be used as a 2 M x8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 2 M x8 configuration, pin 45 is the extra address line A20, while the BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.

**Product Portfolio**

Product	Features and Options (see the Pin Configurations section)	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Current Consumption			
					Operating I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (μA)	
					f = f <sub>max</sub>			
					Typ <sup>[7]</sup>	Max	Typ <sup>[7]</sup>	Max
CY62167G(E)18	Single or dual	Industrial	1.65 V–2.2 V	55	29	32	5.5	26
CY62167G(E)30	Chip Enables		2.2 V–3.6 V		45	29	36	4.6
CY62167G(E)	Optional ERR pin		4.5 V–5.5 V					

**Note**

7. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

**Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

- Storage temperature ..... -65 °C to + 150 °C
- Ambient temperature with power applied ..... -55 °C to + 125 °C
- Supply voltage to ground potential ..... -0.5 V to 6 V
- DC voltage applied to outputs in High Z state<sup>[8]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V
- DC input voltage<sup>[8]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V

- Output current into outputs (LOW) ..... 20 mA
- Static discharge voltage (MIL-STD-883, Method 3015) ..... >2001 V
- Latch-up current ..... >140 mA

**Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub> <sup>[9]</sup>
Industrial	-40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

**DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions	45/55 ns			Unit	
			Min	Typ <sup>[10]</sup>	Max		
V <sub>OH</sub>	Output HIGH voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	1.4	-	-	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	2.0	-	-	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.2	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.4	-	-	
V <sub>OL</sub>	Output LOW voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.2	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
V <sub>IH</sub>	Input HIGH voltage <sup>[8]</sup>	1.65 V to 2.2 V	-	1.4	-	V <sub>CC</sub> + 0.2	V
		2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		4.5 V to 5.5 V	-	2.2	-	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input LOW voltage <sup>[8]</sup>	1.65 V to 2.2 V	-	-0.2	-	0.4	V
		2.2 V to 2.7 V	-	-0.3	-	0.6	
		2.7 V to 3.6 V	-	-0.3	-	0.8	
		4.5 V to 5.5 V	-	-0.5	-	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1.0	-	+1.0	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	29.0	36.0	mA
			f = 18.18 MHz (55 ns)	-	29.0	32.0	mA
			f = 1 MHz	-	7.0	9.0	mA

**Notes**

- 8. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
- 9. Full device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC</sub> (min) and 200-μs wait time after V<sub>CC</sub> stabilizes to its operational value.
- 10. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.



**DC Electrical Characteristics** (continued)

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions	45/55 ns			Unit	
			Min	Typ <sup>[10]</sup>	Max		
I <sub>SB1</sub> <sup>[11]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	$\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ , $f = f_{max}$ (address and data only), $f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_{CC(max)}$	–	4.6	16.0	μA	
	Automatic power down current – CMOS inputs V <sub>CC</sub> = 1.65 to 2.2 V		–	5.5	26.0		
I <sub>SB2</sub> <sup>[11]</sup>	Automatic power down current – CMOS inputs V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	$\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or	25 °C	–	4.6	6.0 <sup>[12]</sup>	μA
		$(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$ , $f = 0$ , $V_{CC} = V_{CC(max)}$	40 °C	–	5.1	8.0 <sup>[12]</sup>	
			70 °C	–	8.4	12.0 <sup>[12]</sup>	
			85 °C	–	12.0	16.0	
Automatic power down current – CMOS inputs V <sub>CC</sub> = 1.65 to 2.2 V	$\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$ , $f = 0$ , $V_{CC} = V_{CC(max)}$	–	5.5	26.0			

**Notes**

- 11. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 12. The I<sub>SB2</sub> maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.

### Capacitance



Parameter <sup>[13]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### Thermal Resistance


Parameter <sup>[13]</sup>	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	31.50	57.99	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)		15.75	13.42	°C/W

### AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.80	1.20	1.75	1.77	V

**Note**

13. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[14]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention		1.0	–	–	V
$I_{CCDR}$ <sup>[15, 16]</sup>	Data retention current	$1.2\text{ V} \leq V_{CC} \leq 2.2\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	5.5	26.0	$\mu\text{A}$
		$2.2\text{ V} < V_{CC} \leq 3.6\text{ V}$ or $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	4.6	16.0	$\mu\text{A}$
$t_{CDR}$ <sup>[17]</sup>	Chip deselect to data retention time		0	–	–	–
$t_R$ <sup>[18]</sup>	Operation recovery time		45/55	–	–	ns

## Data Retention Waveform

Figure 7. Data Retention Waveform<sup>[19]</sup>



### Notes

14. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
15. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.
16.  $I_{CCDR}$  is guaranteed only after the device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .
17. Tested initially and after any design or process changes that may affect these parameters.
18. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100\ \mu\text{s}$  or stable at  $V_{CC(min)} \geq 100\ \mu\text{s}$ .
19.  $\overline{BHE}.\overline{BLE}$  is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .

### Switching Characteristics


Parameter [20, 21]	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
<b>READ CYCLE</b>						
t <sub>RC</sub>	Read cycle time	45.0	–	55.0	–	ns
t <sub>AA</sub>	Address to data valid / Address to ERR valid	–	45.0	–	55.0	ns
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10.0	–	10.0	–	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to data valid / $\overline{CE}$ LOW to ERR valid	–	45.0	–	55.0	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to data valid / $\overline{OE}$ LOW to ERR valid	–	22.0	–	25.0	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low-Z <sup>[21]</sup>	5.0	–	5.0	–	ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High-Z <sup>[21, 22]</sup>	–	18.0	–	18.0	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to Low-Z <sup>[21]</sup>	10.0	–	10.0	–	ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH and CE <sub>2</sub> LOW to High-Z <sup>[21, 22]</sup>	–	18.0	–	18.0	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to power-up	0	–	0	–	ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH and CE <sub>2</sub> LOW to power-down	–	45.0	–	55.0	ns
t <sub>DBE</sub>	BLE / BHE LOW to data valid	–	45.0	–	55.0	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low-Z <sup>[21]</sup>	5.0	–	5.0	–	ns
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[21, 22]</sup>	–	18.0	–	18.0	ns
<b>WRITE CYCLE<sup>[23, 24]</sup></b>						
t <sub>WC</sub>	Write cycle time	45.0	–	55.0	–	ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to write end	35.0	–	40.0	–	ns
t <sub>AW</sub>	Address setup to write end	35.0	–	40.0	–	ns
t <sub>HA</sub>	Address hold from write end	0	–	0	–	ns
t <sub>SA</sub>	Address setup to write start	0	–	0	–	ns
t <sub>PWE</sub>	$\overline{WE}$ pulse width	35.0	–	40.0	–	ns
t <sub>BW</sub>	BLE / BHE LOW to write end	35.0	–	40.0	–	ns
t <sub>SD</sub>	Data setup to write end	25.0	–	25.0	–	ns
t <sub>HD</sub>	Data hold from write end	0	–	0	–	ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High-Z <sup>[21, 22]</sup>	–	18.0	–	20.0	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low-Z <sup>[21]</sup>	10.0	–	10.0	–	ns

**Notes**


20. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 10, unless specified otherwise.
21. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
22. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
23. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ , BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
24. The minimum write cycle pulse width for WRITE Cycle 1 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) should be equal to the sum of t<sub>HZWE</sub> and t<sub>SD</sub>

**Switching Waveforms**

**Figure 8. Read Cycle No. 1 of CY62167G (Address Transition Controlled)<sup>[25, 26]</sup>**



**Figure 9. Read Cycle No. 1 of CY62167GE (Address Transition Controlled)<sup>[25, 26]</sup>**



**Notes**

25. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{IL}$ .  
 26.  $\overline{WE}$  is HIGH for read cycle.

Switching Waveforms (continued)

Figure 10. Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[27, 28, 29, 31]</sup>





Figure 11. Write Cycle No. 1 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[28, 30, 31, 33]</sup>




Notes

- 27.  $\overline{WE}$  is HIGH for read cycle.
- 28. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 29. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.
- 30. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 31. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 32. During this period, the I/Os are in the output state. Do not apply input signals.
- 33. The minimum write cycle pulse width should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .

Switching Waveforms (continued)

Figure 12. Write Cycle No. 2 ( $\overline{CE}$  Controlled) [34, 35, 36]



Notes

- 34. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 35. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 36. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 37. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 13. Write Cycle No. 4 ( $\overline{\text{BHE}}/\overline{\text{BLE}}$  controlled,  $\overline{\text{OE}}$  LOW) [38, 39, 40]





Figure 14. Write Cycle No. 5 ( $\overline{\text{WE}}$  controlled) [38, 39, 40]



Notes

- 38. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 39. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$  or both =  $V_{\text{IL}}$ , and  $\text{CE}_2 = V_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 40. Data I/O is in the high-impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$ , or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{\text{IH}}$ .
- 41. During this period, the I/Os are in output state. Do not apply input signals.



**Truth Table – CY62167G/CY62167GE**

BYTE <sup>[42]</sup>	CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	Configuration
X <sup>[43]</sup>	H	X <sup>[43]</sup>	X	X	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	2 M × 8 / 1 M × 16
X	X <sup>[43]</sup>	L	X	X	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	2 M × 8 / 1 M × 16
X	X <sup>[43]</sup>	X <sup>[43]</sup>	X	X	H	H	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	1 M × 16
H	L	H	H	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	L	H	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	L	L	H	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	L	H	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	H	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	H	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	L	H	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
L	L	H	H	L	X	X	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )	2 M × 8
L	L	H	H	H	X	X	High-Z	Output disabled	Active (I <sub>CC</sub> )	2 M × 8
L	L	H	L	X	X	X	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )	2 M × 8

**ERR Output – CY62167GE**

Output	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation

**Notes**


42. This pin is available only in the 48-pin ISOP I package. Tie the BYTE to V<sub>CC</sub> to configure the device in the 1 M × 16 option. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>.

43. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167G30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48, Dual Chip Enable without ERR	Industrial
	CY62167G30-45ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free), Package Code: Z48A, Dual Chip Enable without ERR	
	CY62167G-45ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free), Dual Chip Enable without ERR	
	CY62167GE30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Dual Chip Enable with ERR output at pin E3	
	CY62167GE30-45ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free), Dual Chip Enable with ERR output at pin 13	
	CY62167GE-45ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free), Dual Chip Enable with ERR output at pin 13	
55	CY62167G18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Dual Chip Enable without ERR	Industrial
	CY62167GE18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Dual Chip Enable with ERR output at pin E3	

**Ordering Code Definitions**







**Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
OE	Output Enable
SRAM	Static random access memory
TSOP	Thin small outline package
VFBGA	Very fine-pitch ball grid array
WE	Write Enable

**Document Conventions**

**Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

## Errata

**This Errata is applicable for the Rev. \*C silicon only.**

This section describes the errata for the 16-Mbit asynchronous MoBL SRAM - CY62167G/CY62167GE - in the 65-nm process technology. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

If you have questions, contact your local Cypress Sales Representative or raise a technical support case at [www.cypress.com/go/support](http://www.cypress.com/go/support).

### Part Numbers Affected

Part Number	Device Characteristics
CY62167G (all packages and options) CY62167GE (all packages and options)	16-Mbit MoBL SRAM

### CY62167G(E) Qualification Status

Product Status: Engineering Samples (**Note:** Reliability qualification is not complete. These samples are recommended to be used for engineering builds and evaluation only, and not for production builds).

### CY62167G(E) SRAM Errata Summary

This table defines the errata applicability to available 16-Mbit devices.

Items	Part Numbers	Silicon Revision	Fix Status
[1] $I_{SB1}$ , $I_{SB2}$ and $I_{CCDR}$ (Standby current specifications) do not meet datasheet spec	CY62167G/ CY62167GE	*C	Fixed devices available from December 14, 2014

#### 1. $I_{SB1}$ , $I_{SB2}$ (Standby current) and $I_{CCDR}$ (Data Retention Current) issue

##### ■ Problem Definition

$I_{SB1}$  ( $f = f_{max}$ ),  $I_{SB2}$  ( $f = 0$ ) and  $I_{CCDR}$  do not meet the datasheet limits as captured in the tables below.

Parameter	Description	Test Conditions	Datasheet	Errata	Unit	
			Typ <sup>[14]</sup>	Typ <sup>[14]</sup>		
$I_{SB2}$ <sup>[11]</sup>	Automatic power down current – CMOS inputs $V_{CC} = 2.2$ to $3.6$ V and $4.5$ to $5.5$ V	$\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or	25 °C	4.6	5.3	$\mu$ A
		$(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$ , $V_{CC} = V_{CC(max)}$	40 °C	5.1	5.8	
	70 °C		8.4	9.0		
	Automatic power down current – CMOS inputs $V_{CC} = 1.65$ to $2.2$ V	$\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$ , $V_{CC} = V_{CC(max)}$		5.5	6.9	

Parameter	Description	Test Conditions	Datasheet	Errata	Unit
			Typ <sup>[14]</sup>	Typ <sup>[14]</sup>	
I <sub>SB1</sub> <sup>[11]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	$\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ , $f = f_{max}$ (address and data only),	4.6	5.3	μA
	Automatic power down current – CMOS inputs V <sub>CC</sub> = 1.65 to 2.2 V	$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_{CC(max)}$	5.5	6.9	
I <sub>CCDR</sub> <sup>[15,16]</sup>	Data retention current	1.2 V ≤ V <sub>CC</sub> ≤ 2.2 V, $\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$	5.5	6.9	μA
		2.2 V < V <sub>CC</sub> ≤ 3.6 V or 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V, $\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$	4.6	5.3	

■ **Parameters Affected**

Standby current specifications I<sub>SB1</sub>, I<sub>SB2</sub> and I<sub>CCDR</sub>

■ **Trigger Condition**

When Chip Enable (s) is/are de-asserted to place the device in standby mode, the current drawn (I<sub>SB1</sub>/ I<sub>SB2</sub>) are greater than the datasheet-specified limit.

When Chip is in data retention mode, the current drawn (I<sub>CCDR</sub>) is greater than the datasheet-specified limit.

■ **Scope of Impact**

Since these are Engineering samples and are expected to be used for evaluation, a marginal increase in standby/ data retention current is not expected to have an impact. Increase in standby/ data retention currents could result in a long term effect of reduced battery life; however, since these are Engineering samples expected to be used for engineering builds and evaluation only, impact is expected to be minimal.

■ **Workaround**

Ensure adequate source of power that accounts for the increased standby current

■ **Fix Status**

Fixed devices available from December 14, 2014.

**Document History Page**

Document Title: CY62167G/CY62167GE MoBL <sup>®</sup> , 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3690096	TAVA	07/26/2012	New data sheet.
*A	3776318	AJU	10/30/2012	<p>Updated Document title to “16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)”.</p> <p>Updated <a href="#">Features</a> (Included ECC feature, updated typical standby current spec).</p> <p>Added note #1</p> <p>Corrected typos in <a href="#">Functional Description</a>.</p> <p>Updated <a href="#">Logic Block Diagram – CY62167G</a>, <a href="#">Logic Block Diagram – CY62167GE</a> for better clarity.</p> <p>Updated Notes 2, 3, 4, 5 for better clarity.</p> <p>Listed all product options in <a href="#">Product Portfolio</a>.</p> <p>Added typical values for I<sub>SB2</sub> parameter.</p> <p>Updated Note 7 for better clarity.</p> <p>Updated <a href="#">Maximum Ratings</a> to extend limits for 5 V device.</p> <p>Changed latch up current limit from 200 to 140 mA (per JEDEC limits).</p> <p>Updated <a href="#">DC Electrical Characteristics</a></p> <p>Corrected I<sub>OH</sub> and I<sub>OL</sub> conditions for V<sub>OH</sub> and V<sub>OL</sub> specifications.</p> <p>Added I<sub>CC</sub> typical and maximum values at f = 1 MHz</p> <p>Changed typical spec for I<sub>SB1</sub> and I<sub>SB2</sub> from 2.5 μA to 3.2 μA.</p> <p>Split the I<sub>SB1</sub> and I<sub>SB2</sub> specs across multiple voltage ranges.</p> <p>Updated Description and Test Conditions for I<sub>SB1</sub> and I<sub>SB2</sub> parameters.</p> <p>Added Note 11 and referred it in the I<sub>SB1</sub> and I<sub>SB2</sub> parameters.</p> <p>Changed C<sub>IN</sub> and C<sub>OUT</sub> values from 8 pF to 10 pF.</p> <p>Updated <a href="#">Thermal Resistance</a> values of Θ<sub>JA</sub> and Θ<sub>JC</sub> parameters for 48 pin TSOP I package.</p> <p>Added values for V<sub>HIGH</sub> parameters in <a href="#">AC Test Loads and Waveforms</a>.</p> <p>Updated <a href="#">Data Retention Characteristics</a></p> <p>Split Test Conditions of I<sub>CCDR</sub> parameter into two rows to cover multiple V<sub>CC</sub> ranges.</p> <p>Changed typical spec for I<sub>CCDR</sub> from 2.5 μA to 3.2 μA.</p> <p>Updated Note 15 to remove byte enables.</p> <p>Updated <a href="#">Data Retention Waveform</a> (Referred Note 19 in <a href="#">Figure 7</a>).</p> <p>Updated <a href="#">Switching Characteristics</a></p> <p>Updated Notes 20, 23 for better clarity.</p> <p>Updated <a href="#">Switching Waveforms</a></p> <p>Updated Note 25 for better clarity.</p> <p>Updated <a href="#">Figure 10</a> as a single figure applicable to both CY62167G and CY62167GE.</p> <p>Referred Notes 28, 29 in <a href="#">Figure 10</a>.</p> <p>Referred Note 28 in <a href="#">Figure 11</a>.</p> <p>Corrected typos in Note 29, 31, 36, 40.</p> <p>Referred Note 34 in <a href="#">Figure 12</a>.</p>



**Document History Page** (continued)

Document Title: CY62167G/CY62167GE MoBL®, 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*A (Cont.)	3776318	AJU	10/30/2012	<p>Removed “Write Cycle No. 3 (<math>\overline{WE}</math> controlled, <math>OE</math> LOW)” waveform.            Removed the Note “During this period the I/Os are in output state. Do not apply input signals.” and its references.            Removed the Note “If <math>CE</math> goes HIGH simultaneously with <math>\overline{WE}</math> going HIGH, the output remains in a high-impedance state.” and its references (captured in Notes 31, 36, 40)            Referred Notes 38, 39, 40 in Figure 13.</p> <p>Updated <a href="#">Truth Table – CY62167G/CY62167GE</a> (Removed references of Note 43 in BHE and BLE column).</p> <p>Updated <a href="#">Package Diagrams</a> (spec 51-85150 (Changed revision from *G to *H)).</p>
*B	4003550	MEMJ	05/28/2013	<p>Updated Document Title to read as “CY62167G/CY62167GE MoBL®, 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)”</p> <p>Added 55 ns (1.8 V) device details</p> <p>Updated <a href="#">Logic Block Diagram – CY62167G</a>.</p> <p>Updated <a href="#">Logic Block Diagram – CY62167GE</a>.</p> <p>Updated <a href="#">Pin Configuration – CY62167GE</a> (Added Figure 4).</p> <p>Updated <a href="#">Product Portfolio</a>:</p> <p>Updated details of <math>I_{SB2}</math> parameter.</p> <p>Updated <a href="#">DC Electrical Characteristics</a>:</p> <p>Changed typical value of <math>I_{CC}</math> parameter from 5 mA to 7 mA and max value from 30 to 36.</p> <p>Changed typical value of <math>I_{SB1}</math> parameter from 3.2 <math>\mu A</math> to 4 <math>\mu A</math> for “<math>V_{CC} = 1.65</math> to 2.2 V”.</p> <p>Changed typical value of <math>I_{SB2}</math> parameter from 3.2 <math>\mu A</math> to 4 <math>\mu A</math> for “<math>V_{CC} = 1.65</math> to 2.2 V”.</p> <p>Updated <a href="#">AC Test Loads and Waveforms</a>:</p> <p>Updated the table below <a href="#">Figure 6</a>.</p> <p>Updated <a href="#">Data Retention Characteristics</a>:</p> <p>Changed typical value of <math>I_{CCDR}</math> parameter from 3.2 <math>\mu A</math> to 4 <math>\mu A</math> for first condition only.</p> <p>Updated <math>I_{CC}</math> Typical to 29 mA from 25 mA.</p> <p>Updated <a href="#">Data Retention Waveform</a>:</p> <p>Updated <a href="#">Figure 7</a>.</p> <p>Updated <a href="#">Switching Waveforms</a>:</p> <p>Updated <a href="#">Figure 12</a>.</p> <p>Renamed “<a href="#">Truth Table – CY62167G</a>” as <a href="#">Truth Table – CY62167G/CY62167GE</a> and updated the same table (Added BYTE information).</p> <p>Updated <a href="#">Ordering Information</a> (Updated part numbers).</p>

**Document History Page** (continued)

Document Title: CY62167G/CY62167GE MoBL®, 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	4094068	NILE / MEMJ	10/29/2013	<p>Updated <a href="#">Product Portfolio</a>: Updated values of “Operating I<sub>CC</sub>” at f = f<sub>MAX</sub> (Corresponding to 55-ns speed bin only). Replaced “an error detection” with “a single-bit error detection”.</p> <p>Updated <a href="#">Pin Configuration – CY62167G</a>: Updated title of <a href="#">Figure 1</a> and <a href="#">Figure 2</a>. Updated <a href="#">Pin Configuration – CY62167GE</a>: Updated title of <a href="#">Figure 5</a>.</p> <p>Updated <a href="#">DC Electrical Characteristics</a>: Referred Note 8 in description of V<sub>IH</sub> parameter. Updated Test Conditions of I<sub>CC</sub> parameter (Removed f = f<sub>MAX</sub> and added f = 22.22 MHz (45 ns) and f = 18.18 MHz (55 ns) and added corresponding values). Added typical and maximum values for I<sub>SB2</sub> parameter for intermediate temperatures.</p> <p>Updated <a href="#">Data Retention Characteristics</a>: Added Note 16 and referred the same note in I<sub>CCDR</sub> parameter.</p> <p>Updated <a href="#">Ordering Information</a>: Updated part numbers. Segregated 45 ns and 55 ns parts list in the table. Updated “Package Type” column (Added ERR pin location information and Single or Dual Chip Enable information). Added Errata. Updated in new template.</p>
*D	4274810	MEMJ	02/08/2014	<p>Updated <a href="#">Operating Range</a>: Added Note 9 and referred the same note in V<sub>CC</sub> column.</p>
*E	4292074	MEMJ / VINI	03/07/2014	<p>Updated <a href="#">DC Electrical Characteristics</a>: Changed I<sub>SB2</sub>(Max) at 25C from 7uA to 4.8uA Changed I<sub>SB2</sub>(typ) at 40C from 6uA to 4.5uA Changed I<sub>SB2</sub>(Max) at 40C from 9uA to 8uA Added Note 10 and referred to typical values</p> <p>Added Note 24 and referred to write cycle timing parameters in <a href="#">Switching Characteristics</a></p> <p>Referred Note 31 to <a href="#">Figure 10</a>. Changed title of <a href="#">Figure 11</a> from ‘WE controlled’ to ‘WE controlled, OE LOW’ Added Note 32 and 33 in <a href="#">Figure 11</a>. Added Note 37 in <a href="#">Figure 12</a>. Added <a href="#">Figure 14</a>, WE controlled write</p> <p>Corrected ERR table by replacing “no error in stored data” with “no single bit error in stored data”.</p> <p>Corrected ERR pin location to E3 in 'Dual Chip Enable with ERR option' in the 48-VFBGA package in <a href="#">Ordering Information</a>. Added Note 41 in <a href="#">Figure 13</a> and <a href="#">Figure 14</a>.</p>
*F	4330547	AJU	04/02/2014	<p>Changed lower limit for V<sub>CC</sub> from 1.0 V to 1.2 V in I<sub>CCDR</sub> conditions.</p>

**Document History Page** (continued)

Document Title: CY62167G/CY62167GE MoBL®, 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	4397546	VINI	06/03/2014	<p>Updated <b>Features</b>:            Changed typical standby current from 3.2 to 4.6 μA</p> <p>Updated <b>Product Portfolio</b>:            Changed I<sub>SB1</sub> and I<sub>SB2</sub> typical from 4.0 to 5.5 μA and maximum from 23.0 μA to 26.0 μA in the 1.8-V part            Changed 25 °C I<sub>SB1</sub> and I<sub>SB2</sub> typical from 3.2 to 4.6 μA and maximum from 4.8 μA to 6.0 μA in the 3.3-V and 5-V parts.            Changed 40 °C I<sub>SB2</sub> typical from 4.5 to 5.1 μA in the 3.3-V and 5-V parts            Changed 70 °C I<sub>SB2</sub> typical from 9.0 to 8.4 μA in the 3.3-V and 5-V parts.            Reworded foot notes 10, 12, and 14.            Referenced Note 12 from max values of I<sub>SB2</sub> at 25 °C, 40°C and 70 °C</p> <p>Updated <b>Data Retention Characteristics</b>:            Changed ICCDR typical current to 5.5 μA and maximum to 26.0 μA in the 1.8-V part            Changed ICCDR typical current to 4.6 μA in the 3.3-V and 5-V parts.</p>
*H	4489659	AJU	09/01/2014	<p>Removed Errata (The Errata applicable for the Rev. ** silicon only).</p> <p>Added <b>Errata</b> (The Errata applicable for the Rev. *C silicon only).</p>
*I	4469360	NILE	09/18/2014	No technical updates.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a> <a href="#">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

#### PSoC® Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

---

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.