


L64270 64 to 64 Crossbar Switch (XBAR)


LSI LOGIC



Description

The L64270 is a 64 to 64 crossbar switch in which any of the 64 outputs can be connected to any of the 64 inputs without any blocking constraints. In addition, any output can be set to a constant value or put in a high impedance state. Each of the 64 switches can be operated in a flow through mode with a delay of 25 ns from input to output or in a pipelined mode with a delay of 15 ns from clock to output.

The device can be put into a bus and/or a bidirectional mode to simplify operation with multi-bit unidirectional or bidirectional buses. The L64270 is implemented in a 1.5-micron drawn gate length (0.9-micron effective channel length) low power HCMOS technology.




L64270 Chip

Features

- Non-blocking 64 to 64 crossbar switch
 - Pipelined or flow through modes
 - Multiple chips can be used to increase switch size
 - Outputs can be set to constant values
 - Can easily switch buses of different widths
 - Can be configured as 64 bidirectional ports
 - Double buffered control signals
 - Can perform arithmetic or logical shifting and bit rotation
- High data rates

	Pipelined Mode	Flow Through Mode
L64270-40	40 MHz	25 ns
L64270-30	30 MHz	35 ns
 - 160-pin PQFP (Plastic Quad Flat Pack) or 180-pin PPGA (Plastic Pin Grid Array) package

Block Diagram



L64270
64 to 64
Crossbar Switch
(XBAR)



Architecture

The L64270 consists of 64 identical circuits, each generating a single bit of the output (Z0-Z63). Each output can be connected to any of the 64 data inputs (D10-D163), a constant value or be made to float. Each output path can be individually configured as flow through or pipelined. In flow through mode new data presented on an input becomes valid at an output pin after a delay. In pipelined mode the data does not change until after a rising clock edge.

Each output has an 8-bit control word associated with it. This control word specifies the behavior of each output as outlined in the previous paragraph. The control information is double buffered. Control data can be loaded into the loading latch without disturbing the operation specified in the active latches. Setting BNKLDI HIGH transfers data from all 64 of the loading latches to the 64 active latches.

A mode latch is used to program the mode of the entire switch network.

Pin Listing and Description

D10-D163/100-1063

64 data inputs in unidirectional system (BD LOW) or 64 data inputs for I/Os in bidirectional system (BD HIGH).

Z0-Z63/100-1063

Sixty-four data outputs in unidirectional system (BD LOW) or 64 data outputs for I/Os in bidirectional system (BD HIGH, should be connected to 100-1063 above).

CI.0-CI.7

Control input bus. This bus is used to load the switch connection information and the bus mode control information. The data is loaded into the register specified by REGADR when WE is LOW.

REGADR.0-REGADR.6

Address of control register or mode latch which is to receive the data on the CI bus. If REGADR.6 is HIGH, the data on CI is loaded into the mode latch. If REGADR.6 is LOW, the control latch for the output determined by REGADR.0-REGADR.5 is loaded.

BDCYC1

When loading control words in the bidirectional mode, BDCYC1 is HIGH during first WE cycle and LOW during second WE cycle. Ignored when the L64270 is used as a unidirectional switch (BD LOW). In this case BDCYC1 may be tied HIGH or LOW.

WE

Active LOW control data strobe. The data on the CI bus is latched into the master latch specified by REGADR when WE is LOW.

CLK

Pipeline register clock. All pipeline registers latch data at the positive edge of CLK. Not used if all pipeline registers are bypassed.

BNKDI

Transfers control data from the master slave latches when HIGH. Slave, or active latch is transparent HIGH.

OE

Disables all outputs when HIGH. When LOW, the state of each output will be determined by the internally latched OEN signals.


Pin Description Summary

Pin	No. of Pins	I/O	Description
D10-D163	64	I	64 inputs in unidirectional system
100-1063	64	I	65 inputs for I/Os in bidirectional system
Z0-Z63	64	O	64 outputs in unidirectional system
100-1063	64	O	64 outputs for I/Os in bidirectional system (connected to 100-1063 above)
CI.0-CI.7	8	I	Control input bus
REGADR.0-REGADR.6	7	I	Address on control register or mode latch
BDCYC1	1	I	When loading bidirectional control words are HIGH during first WE cycle and LOW during second WE cycle
WE	1	I	Active LOW control data strobe
CLK	1	I	Pipeline register clock active at rising edge
BNKLDI	1	I	Transfers control data from the master to slave latches when HIGH
OE	1	I	Disables all outputs when HIGH

L64270
64 to 64
Crossbar Switch
(XBAR)



Detailed Architecture
 (One for each output
 Z0–Z63)



Loading the Control Words

A control word is loaded by putting the data on the CI pins, setting the proper register address on REGADR and pulling \overline{WE} LOW. For bidirectional systems, two cycles are required, one with BDCYC1 LOW and one with BDCYC1 HIGH.

BNKLDI is used to transfer data from master to slave latches. New configuration information may be supplied while the switch is operating and transferred into the active latches in a single cycle, by asserting BNKLDI. If BNKLDI is tied HIGH, the registers operate in a flow through mode.

The memory map for the processor is given in the Memory Maps table for each bus width. For all cases, if $REGADR \geq 64$ the mode latch is selected.

When $REGADR < 64$, the connection information for a particular output bus is loaded. The output pins that are affected for each control word are listed in the second column. If PMODE is HIGH, output for that particular bus is pipelined. To connect an output bus to an input bus, CI.6 is pulled LOW and the input bus number is specified on the CI.5 to CI.0 pins (SEL). Note that the input bus number has fewer bits for longer bus widths. If CI.6 is HIGH, the output bus driver will float if OEN is HIGH and will be set to the value of CONST if OEN is LOW.

If CI.6 is LOW, the output drivers are automatically enabled and a write operation with CI.6 HIGH should not be performed.

Bidirectional Bus Mode

The L64270 can be configured to operate with separate input and output buses or with one bidirectional bus. The bidirectional mode is selected by selecting the BD bit HIGH (see section on loading control words). In this mode the I/O pins, with the same name, must be externally connected to each other. Note that the numbering of these pins is not identical to the numbering of the DI and Z pins. Care

should be taken to connect the pins correctly. Additionally, the loading of control words takes two cycles.

In the following sections on bus mode and loading control words, the references to inputs and outputs should be read as I/O pins when the device is in the bidirectional mode.

L64270
64 to 64
Crossbar Switch
(XBAR)

LSI LOGIC

Bidirectional Bus Mode
(Continued)

In bidirectional mode, the L64270 is wired (externally) to connect the 64 outputs in parallel with the 64 inputs. When the connection of the switch is changed, the device automatically and properly disables all outputs that are in parallel with active inputs. The user needs only to specify the desired connections. During the first cycle of loading a bidirectional control word (BDCNCI HIGH), the output in parallel with an active input is disabled. In the second cycle (BDCYC1 LOW), the active output is connected as specified.

For example, suppose we wish to connect I00 ← IO1. This means that IO1 is an input and this data should appear on the output IO0. At the system level, the IO0 input DI0 is connected to the IO0 output, Z32. Similarly, the IO1 input DI1 is connected to the IO1 output, Z33. During the first loading cycle, Z33 is disabled. In the second cycle, Z32 is connected to DI1. To program the device for this connection, REGADR is set to 0 and CI is set to 1 and WE is strobed twice: once with BDCYC1 HIGH and once with BDCYC1 LOW.

Bus Mode

For systems in which all signals are grouped into buses with widths equal to 2^N , only one control word per bus needs to be set. This frees the user from having to explicitly declare the connections for every signal in every bus. The user sets the bus width via the internal control signals, MASK.0–MASK.5. The values of MASK.0–MASK.5 for various bus widths are given in the Bus Configuration table.

For a bus width of W , the inputs and the outputs (or I/Os) are divided into $64/W$ buses. The first bus consists of the inputs and outputs numbered from 0 to $W-1$. The second bus consists of the inputs and outputs numbered from W to $2W-1$. Finally, the last bus consists of inputs and outputs numbered from $64-W$ to 63.

Bus Configuration

Bus Width (Bits)	MASK.5–MASK.0	Number of Buses
64	111111	1
32	011111	2
16	001111	4
8	000111	8
4	000011	16
2	000001	32
1	000000	64

The accompanying table shows the grouping of inputs and outputs when operating with 8-bit buses.

Pin Assignments for 8-Bit Buses

Bus Number	Input Pins	Output Pins	I/O Pins (BD HIGH)
	(BD LOW)		
0	DI0–DI7	Z0–Z7	IO0–IO7
1	DI8–DI15	Z8–Z15	IO8–IO15
2	DI16–DI23	Z16–Z23	IO16–IO23
3	DI24–DI31	Z24–Z31	IO24–IO31
4	DI32–DI39	Z32–Z39	IO32–IO39
5	DI40–DI47	Z40–Z47	IO40–IO47
6	DI48–DI55	Z48–Z55	IO48–IO55
7	DI56–DI63	Z56–Z63	IO56–IO63

Memory Maps

All Bus Widths

REGADR	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
64–127	–	BD	MASK.5	MASK.4	MASK.3	MASK.2	MASK.1	MASK.0

Bus Width = 1

REGADR	Z or IO Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
63	63	PMODE63 PMODE63	0 1	SEL63.5 CONST63	SEL63.4 OEN63	SEL63.3	SEL63.2	SEL63.1	SEL63.0
62	62	PMODE62 PMODE62	0 1	SEL62.5 CONST62	SEL62.4 OEN62	SEL62.3	SEL62.2	SEL62.1	SEL62.0
61	61	PMODE61 PMODE61	0 1	SEL61.5 CONST61	SEL61.4 OEN61	SEL61.3	SEL61.2	SEL61.1	SEL61.0
0	0	PMODE0 PMODE0	0 1	SEL0.5 CONST0	SEL0.4 OEN0	SEL0.3	SEL0.2	SEL0.1	SEL0.0

L64270
64 to 64
Crossbar Switch
(XBAR)



Memory Maps
(Continued)

Bus Width = 2

REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
62	62-63	PMODE31 PMODE31	0 1	SEL31.4 CONST31	SEL31.3 OEN31	SEL31.2	SEL31.1	SEL31.0	NA
60	60-61	PMODE30 PMODE30	0 1	SEL30.4 CONST30	SEL30.3 OEN30	SEL30.2	SEL30.1	SEL30.0	NA
2	2-3	PMODE1 PMODE1	0 1	SEL1.4 CONST1	SEL1.3 OEN1	SEL1.2	SEL1.1	SEL1.0	NA
0	0-1	PMODE0 PMODE0	0 1	SEL0.4 CONST0	SEL0.3 OEN0	SEL0.2	SEL0.1	SEL0.0	NA

Bus Width = 4

REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
60	60-63	PMODE15 PMODE15	0 1	SEL15.3 CONST15	SEL15.2 OEN15	SEL15.1	SEL15.0	NA	NA
56	56-59	PMODE14 PMODE14	0 1	SEL14.3 CONST14	SEL14.2 OEN14	SEL14.1	SEL14.0	NA	NA
4	4-7	PMODE1 PMODE1	0 1	SEL1.3 CONST1	SEL1.2 OEN1	SEL1.1	SEL1.0	NA	NA
0	0-3	PMODE0 PMODE0	0 1	SEL0.3 CONST0	SEL0.2 OEN0	SEL0.1	SEL0.0	NA	NA

Bus Width = 8

REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
56	56-63	PMODE7 PMODE7	0 1	SEL7.2 CONST7	SEL7.1 OEN7	SEL7.0	NA	NA	NA
48	48-55	PMODE6 PMODE6	0 1	SEL6.2 CONST6	SEL6.1 OEN6	SEL6.0	NA	NA	NA
8	8-15	PMODE1 PMODE1	0 1	SEL1.2 CONST1	SEL1.1 OEN1	SEL1.0	NA	NA	NA
0	0-7	PMODE0 PMODE0	0 1	SEL0.2 CONST0	SEL0.1 OEN0	SEL0.0	NA	NA	NA

L64270
64 to 64
Crossbar Switch
(XBAR)



Bus Width = 16

REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
48	48-63	PMODE3 PMODE3	0 1	SEL3.1 CONST3	SEL3.0 OEN3	NA	NA	NA	NA
32	32-47	PMODE2 PMODE2	0 1	SEL2.1 CONST2	SEL2.0 OEN2	NA	NA	NA	NA
16	16-31	PMODE1 PMODE1	0 1	SEL1.1 CONST1	SEL1.0 OEN1	NA	NA	NA	NA
0	0-15	PMODE0 PMODE0	0 1	SEL0.1 CONST0	SEL0.0 OEN0	NA	NA	NA	NA

Bus Width = 32


REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
32	32-63	PMODE1 PMODE1	0 1	SEL1.0 CONST1	NA OEN1	NA	NA	NA	NA
0	0-31	PMODE0 PMODE0	0 1	SEL0.0 CONST0	NA OEN0	NA	NA	NA	NA

Bus Width = 64

REGADR	Z or 10 Pins	CI.7	CI.6	CI.5	CI.4	CI.3	CI.2	CI.1	CI.0
0	0-63	PMODE0 PMODE0	0 1	NA CONST0	NA OEN0	NA	NA	NA	NA

AC Timing Waveforms

I/O Timing, Pipelined Mode




L64270
64 to 64
Crossbar Switch
(XBAR)




AC Timing Waveforms
 (Continued)


I/O Timing, Flow Through Mode



Parameter Loading Timing, Unidirectional Mode



Parameter Loading Timing, Bidirectional Mode



L64270
64 to 64
Crossbar Switch
(XBAR)



AC Switching Characteristics: Commercial: (TA + 0°C to 70°C, VDD = 4.75 V to 5.25 V)

Symbol	Parameter	L64270-40		L64270-30	
		Min	Max	Min	Max
tCYCLE	Minimum clock (CLK) cycle time ¹	25		33	
t PWH	Minimum clock (CLK) pulse width, HIGH ¹	8		11	
tPWL	Minimum clock (CLK) pulse width, LOW ¹	8		11	
tDIS	Input data (DI,IO) setup time ¹	12		14	
tDIH	Input data (DI,IO) hold time ¹	0		0	
tBS	BNKLDI setup time ¹	10		15	
tBH	BNKLDI hold time ¹	4		6	
tOD	Output delay (Z,IO) from CLK↑ ¹		15		20
tODD	Output delay (Z,IO) from DI,IO ²		25		35
tODB	Output delay (Z,IO) from BNKLDI ²		30		40
tBWH	\overline{WE} hold time with respect to BNKLDI ↓	10 + tPWH		15 + tPWH	
tBWS	\overline{WE} setup time with respect to BNKLDI ↑	10		15	
tRS	REGADR setup time with respect to \overline{WE} ↓	4		5	
tRH	REGADR hold time with respect to \overline{WE} ↑	4		5	
tCS	CI setup time with respect to \overline{WE} ↓	5		10	
tCH	CI hold time with respect to \overline{WE} ↑	4		5	
tWW	Minimum \overline{WE} pulse width, LOW	10		15	
tWC	Minimum \overline{WE} cycle time	25		33	

Notes:

1. Output pipelined, COUT = 50 pF.
2. Output not pipelined, COUT = 50 pF.
3. All times are in ns.

Operating Characteristics

Absolute Maximum Ratings (Reference to GND)

Parameter	Symbol	Limits	Unit
DC supply voltage	VDD	-0.3 to +7	V
Input voltage	VIN	-0.3 to VDD + 0.3	V
DC input current	IIN	±10	mA
Storage temperature range	TSTG	-65 to +150	°C

Recommended Operating Conditions

Parameter	Symbol	Limits	Unit
DC supply voltage	VDD	+3 to +6	V
Commercial range	TA	0 to +70	°C

DC Characteristics: Specified at VDD = 5 V over the specified temperature and voltage ranges¹

Symbol	Parameter	Condition	Min	Typ	Max	Units
VIL	Low level input voltage				0.8	V
VIH	High level input voltage	0°C ≤ TA ≤ 70°C	2.0			V
IIN	Input current	VIN = VDD	-150		200	μA
VOH	High level output voltage	IOH = -4 mA	2.4	4.5		V
VOL	Low level output voltage	IOL = 4 mA		0.2	0.4	V
IOS	Output short circuit current ²	VDD = Max, VO = VDD	15		130	mA
		VDD = Max, VO = 0V	-5		-100	mA
IDDQ	Quiescent supply current	VIN = VDD or VSS			10	mA
IDD	Operating supply current ³	tCYCLE = 25 ns		65		mA
CIN	Input capacitance	Any input		5		pF
COUT	Output capacitance	Any output		10		pF

Notes:

1. Commercial temperature range is 0°C to 70°C, ± 5% power supply.
2. Not more than one output should be shorted at a time. Duration of short circuit test must not exceed one second.
3. For 40 MHz device.

**L64270
64 to 64
Crossbar Switch
(XBAR)**

LSI LOGIC

**AC Timing Waveforms
(Continued)**


Connecting the L64200 Series Processors

The part is intended to be used in multiprocessor systems in which the configuration of processors must be changed electrically. The inputs and outputs of each processor and the system inputs and outputs would be connected to the switch. The user then has the ability to arbitrarily connect the output of every processor to the input of any other processor. Because each bit can be assigned independently, it is possible to connect the input of one processor to some bits of the output of another.

With the ability to set any output bit to constant value, it is feasible to connect an 8-bit output to a 12-bit input while forcing the other four input bits low (or high if desired). The use of the single crossbar switch to control the interconnection of the L64220, L64230 and L64240 is shown. In this system, the processors can be connected in any order and the constant values can be used to fill in unused bits and to set the offset (threshold) values at the PR inputs.

In this example, because there is not a uniform bus width, each signal is switched independently.

Use of Single L64270 to Interconnect L64200 Devices



**L64270
64 to 64
Crossbar Switch
(XBAR)**


LSI LOGIC

**Creating Larger
Switch Networks**


Each output can be made to float to accommodate bidirectional pins in the system and also to allow for expansion of the switch size. There are two basic ways in which the switch size can be increased. In the first way, a full switch network is maintained, i.e., every output can be connected to any input as in the 128 to 128 unidirectional example. In the second way, some restrictions are placed on which input

bits an output can be connected to. For example, if it is desired to switch 64 8-bit input buses to 64 8-bit output buses without bit crossings, the circuit shown can be used. In this case it is impossible to connect an output bit to an input bit with a different significance. However, this restriction results in a large savings in the number of switches required.

Using Eight Switches to Switch 64 (Unidirectional) 8-Bit Buses



Using Four Switches to form a 128 to 128 (Unidirectional) Crossbar Switch



**L64270
64 to 64
Crossbar Switch
(XBAR)**

LSI LOGIC

L64270 Package Pin Information (160-Pin PQFP, by Pin Number)

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	Z0/I032	28	D120/I020	55	Z46/I014	82	D158/I058	109	D132/I032	136	Z21/I053
2	REGADR.6	29	D121/I021	56	Z47/I015	83	D157/I057	110	BDCYC1	137	Z20/I052
3	WE	30	D122/I022	57	Z48/I016	84	D156/I056	111	REGADR.5	138	Z19/I051
4	D10/I00	31	D123/I023	58	Z49/I017	85	D155/I055	112	REGADR.4	139	Z18/I050
5	D11/I01	32	D124/I024	59	VSS	86	D154/I054	113	REGADR.3	140	VSS
6	D12/I02	33	D125/I025	60	VSS	87	D153/I053	114	REGADR.2	141	VSS
7	D13/I03	34	D126/I026	61	VDD	88	D152/I052	115	REGADR.1	142	VDD
8	D14/I04	35	D127/I027	62	Z50/I018	89	D151/I051	116	REGADR.0	143	Z17/I049
9	D15/I05	36	D128/I028	63	Z51/I019	90	D150/I050	117	CI.7	144	Z16/I048
10	D16/I06	37	D129/I029	64	Z52/I020	91	D149/I049	118	CI.6	145	Z15/I047
11	D17/I07	38	D130/I030	65	Z53/I021	92	D148/I048	119	CI.5	146	Z14/I046
12	D18/I08	39	D131/I031	66	Z54/I022	93	D147/I047	120	VDD	147	Z13/I045
13	D19/I09	40	VDD	67	Z55/I023	94	D146/I046	121	CI.4	148	Z12/I044
14	D110/I010	41	Z32/I00	68	Z56/I024	95	D145/I045	122	CI.3	149	Z11/I043
15	D111/I011	42	Z33/I01	69	Z57/I025	96	D144/I044	123	CI.2	150	Z10/I042
16	D112/I012	43	Z34/I02	70	Z58/I026	97	D143/I043	124	CI.1	151	Z9/I041
17	D113/I013	44	Z35/I03	71	Z59/I027	98	D142/I042	125	CI.0	152	Z8/I040
18	OE	45	Z36/I04	72	Z60/I028	99	D141/I041	126	Z31/I063	153	Z7/I039
19	BNKLDI	46	Z37/I05	73	Z61/I029	100	D140/I040	127	Z30/I062	154	Z6/I038
20	VSS	47	Z38/I06	74	Z62/I030	101	VSS	128	Z29/I061	155	Z5/I037
21	CLK	48	Z39/I07	75	Z63/I031	102	D139/I039	129	Z28/I060	156	Z4/I036
22	D114/I014	49	Z40/I08	76	D163/I063	103	D138/I038	130	Z27/I059	157	Z3/I035
23	D115/I015	50	Z41/I09	77	D162/I062	104	D137/I037	131	Z26/I058	158	Z2/I034
24	D116/I016	51	Z42/I010	78	D161/I061	105	D136/I036	132	Z25/I057	159	Z2/I033
25	D117/I017	52	Z43/I011	79	D160/I060	106	D135/I035	133	Z24/I056	160	VDD
26	D118/I018	53	Z44/I012	80	VDD	107	D134/I034	134	Z23/I055		
27	D119/I019	54	Z45/I013	81	D159/I059	108	D133/I033	135	Z22/I054		

L64270
64 to 64
Crossbar Switch
(XBAR)



Package Pin Information (160-Pin PQFP, by Pin Name)

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
110	BDCYC1	24	D116/I016	97	D143/I043	111	REGADR.5	148	Z12/I044	48	Z39/I07
19	BNKLD1	25	D117/I017	96	D144/I044	2	REGADR.6	147	Z13/I045	49	Z40/I08
125	Cl.0	26	D118/I018	95	D145/I045	40	VDD	146	Z14/I046	50	Z41/I09
124	Cl.1	27	D119/I019	94	D146/I046	61	VDD	145	Z15/I047	51	Z42/I010
123	Cl.2	28	D120/I020	93	D147/I047	80	VDD	144	Z16/I048	52	Z43/I011
122	Cl.3	29	D121/I021	92	D148/I048	120	VDD	143	Z17/I049	53	Z44/I012
121	Cl.4	30	D122/I022	91	D149/I049	142	VDD	139	Z18/I050	54	Z45/I013
119	Cl.5	31	D123/I023	90	D150/I050	160	VDD	138	Z19/I051	55	Z46/I014
118	Cl.6	32	D124/I024	89	D151/I051	20	VSS	137	Z20/I052	56	Z47/I015
117	Cl.7	33	D125/I025	88	D152/I052	59	VSS	136	Z21/I053	57	Z48/I016
21	CLK	34	D126/I026	87	D153/I053	60	VSS	135	Z22/I054	58	Z49/I017
4	DI0/I00	35	D127/I027	86	D154/I054	101	VSS	134	Z23/I055	62	Z50/I018
5	D11/I01	36	D128/I028	85	D155/I055	140	VSS	133	Z24/I056	63	Z51/I019
6	D12/I02	37	D129/I029	84	D156/I056	141	VSS	132	Z25/I057	64	Z52/I020
7	D13/I03	38	D130/I030	83	D157/I057	3	WE	131	Z26/I058	65	Z53/I021
8	D14/I04	39	D131/I031	82	D158/I058	1	Z0/I032	130	Z27/I059	66	Z54/I022
9	D15/I05	109	D132/I032	81	D159/I059	159	Z1/I033	129	Z28/I060	67	Z55/I023
10	D16/I06	108	D133/I033	79	D160/I060	158	Z2/I034	128	Z29/I061	68	Z56/I024
11	D17/I07	107	D134/I034	78	D161/I061	157	Z3/I035	127	Z30/I062	69	Z57/I025
12	D18/I08	106	D135/I035	77	D162/I062	156	Z4/I036	126	Z31/I063	70	Z58/I026
13	D19/I09	105	D136/I036	76	D163/I063	155	Z5/I037	41	Z32/I100	71	Z59/I027
14	D110/I010	104	D137/I037	18	OE	154	Z6/I038	42	Z33/I01	72	Z60/I028
15	D111/I011	103	D138/I038	116	REGADR.0	153	Z7/I039	43	Z34/I02	73	Z61/I029
16	D112/I012	102	D139/I039	115	REGADR.1	152	Z8/I040	44	Z35/I03	74	Z62/I030
17	D113/I013	100	D140/I040	114	REGADR.2	151	Z9/I041	45	Z36/I04	75	Z63/I031
22	D114/I014	99	D141/I041	113	REGADR.3	150	Z10/I042	46	Z37/I05		
23	D115/I015	98	D142/I042	112	REGADR.4	149	Z11/I043	47	Z38/I06		

L64270
64 to 64
Crossbar Switch
(XBAR)

LSI LOGIC



Package Pin Information (180-Pin PPGA, by Pin Name)

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	VDD	C1	Z0/I032	E1	WE	H11	VSS	M1	NC	P1	D131/I031
A2	NC	C2	D13/I03	E2	D15/I05	H12	NC	M2	D123/I023	P2	D125/I025
A3	NC	C3	Z13/I045	E3	D110/I010	H13	D143/I043	M3	D118/I018	P3	Z39/I07
A4	Z1/I033	C4	Z14/I046	E4	NC	H14	D148/I048	M4	D114/I014	P4	Z40/I08
A5	Z2/I034	C5	Z15/I047	E8	VSS	H15	D154/I054	M5	VDD	P5	Z41/I09
A6	Z3/I035	C6	Z16/I048	E12	D138/I038	J1	D126/I026	M6	NC	P6	Z42/I010
A7	Z4/I036	C7	Z17/I049	E13	D134/I034	J2	D120/I020	M7	Z32/I00	P7	Z43/I011
A8	Z5/I037	C8	VDD	E14	REGADR.4	J3	D115/I015	M8	Z48/I016	P8	Z56/I024
A9	Z30/I062	C9	Z21/I053	E15	Cl.6	J4	NC	M9	Z49/I017	P9	Z57/I025
A10	Z31/I063	C10	Z22/I054	F1	D10/I00	J12	D140/I040	M10	VSS	P10	Z58/I026
A11	Cl.0	C11	Z23/I055	F2	D16/I06	J13	D144/I044	M11	NC	P11	Z59/I027
A12	Cl.1	C12	Z24/I056	F3	D111/I011	J14	D149/I049	M12	VDD	P12	Z60/I028
A13	Cl.2	C13	D132/I032	F4	OE	J15	D155/I055	M13	D147/I047	P13	Z61/I029
A14	Cl.3	C14	REGADR.2	F12	D139/I039	K1	D127/I027	M14	D152/I052	P14	Z62/I030
A15	NC	C15	NC	F13	D135/I035	K2	D121/I021	M15	D158/I058	P15	NC
B1	NC	D1	REGADR.6	F14	REGADR.5	K3	D116/I016	N1	D129/I029	R1	D130/I030
B2	Z6/I038	D2	D14/I04	F15	Cl.7	K4	CLK	N2	D124/I024	R2	Z33/I01
B3	Z7/I039	D3	D19/I09	G1	D11/I01	K12	D141/I041	N3	D119/I019	R3	Z34/I02
B4	Z8/I040	D4	VSS	G2	D17/I07	K13	D145/I045	N4	Z44/I012	R4	Z35/I03
B5	Z9/I041	D5	VSS	G3	D112/I012	K14	D150/I050	N5	Z45/I013	R5	Z36/I04
B6	Z10/I042	D6	Z18/I050	G4	BNKLDI	K15	D156/I056	N6	Z46/I014	R6	Z37/I05
B7	Z11/I043	D7	Z19/I051	G12	NC	L1	D128/I028	N7	Z47/I015	R7	Z38/I06
B8	Z12/I044	D8	Z20/I052	G13	D136/I036	L2	D122/I022	N8	Z50/I018	R8	Z63/I031
B9	Z25/I057	D9	Cl.4	G14	BDCYC1	L3	D117/I017	N9	Z51/I019	R9	D163/I063
B10	Z26/I058	D10	NC	G15	REGADR.0	L4	NC	N10	Z52/I020	R10	D162/I062
B11	Z27/I059	D11	NC	H1	D12/I02	L8	VSS	N11	Z53/I021	R11	D161/I061
B12	Z28/I060	D12	D137/I037	H2	D18/I08	L12	D142/I042	N12	Z54/I022	R12	D160/I060
B13	Z29/I061	D13	D133/I033	H3	D113/I013	L13	D146/I046	N13	Z55/I023	R13	NC
B14	REGADR.1	D14	REGADR.3	H4	NC	L14	D151/I051	N14	D153/I053	R14	NC
B15	VDD	D15	Cl.5	H5	VSS	L15	D157/I057	N15	D159/I059	R15	VDD

L64270
64 to 64
Crossbar Switch
(XBAR)

LSI LOGIC

L64270 Package Pin Information (180-Pin PPGA, by Signal Name)


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
G14	BDCYC1	N3	DI19/I019	J14	DI49/I049	D5	VSS	C11	Z23/I055	N11	Z53/I021
G4	BNKLD1	J2	DI20/I020	K14	DI50/I050	E8	VSS	C12	Z24/I056	N12	Z54/I022
A11	CI.0	K2	DI21/I021	L14	DI51/I051	H11	VSS	B9	Z25/I057	N13	Z55/I023
A12	CI.1	L2	DI22/I022	M14	DI52/I052	H5	VSS	B10	Z26/I058	P8	Z56/I024
A13	CI.2	M2	DI23/I023	N14	DI53/I053	L8	VSS	B11	Z27/I059	P9	Z57/I025
A14	CI.3	N2	DI24/I024	H15	DI54/I054	M10	VSS	B12	Z28/I060	P10	Z58/I026
D9	CI.4	P2	DI25/I025	J15	DI55/I055	E1	WE	B13	Z29/I061	P11	Z59/I027
D15	CI.5	J1	DI26/I026	K15	DI56/I056	C1	Z0/I032	A9	Z30/I062	P12	Z60/I028
E15	CI.6	K1	DI27/I027	L15	DI57/I057	A4	Z1/I033	A10	Z31/I063	P13	Z61/I029
F15	CI.7	L1	DI28/I028	M15	DI58/I058	A5	Z2/I034	M7	Z32/I00	P14	Z62/I030
K4	CLK	N1	DI29/I029	N15	DI59/I059	A6	Z3/I035	R2	Z33/I01	R8	Z63/I031
F1	DI0/I00	R1	DI30/I030	R12	DI60/I060	A7	Z4/I036	R3	Z34/I02	A15	NC
G1	DI1/I01	P1	DI31/I031	R11	DI61/I061	A8	Z5/I037	R4	Z35/I03	A2	NC
H1	DI2/I02	C13	DI32/I032	R10	DI62/I062	B2	Z6/I038	R5	Z36/I04	A3	NC
C2	DI3/I03	D13	DI33/I033	R9	DI63/I063	B3	Z7/I039	R6	Z37/I05	B1	NC
D2	DI4/I04	E13	DI34/I034	F4	OE	B4	Z8/I040	R7	Z38/I06	C15	NC
E2	DI5/I05	F13	DI35/I035	G15	REGADR.0	B5	Z9/I041	P3	Z39/I07	D10	NC
F2	DI6/I06	G13	DI36/I036	B14	REGADR.1	B6	Z10/I042	P4	Z40/I08	D11	NC
G2	DI7/I07	D12	DI37/I037	C14	REGADR.2	B7	Z11/I043	P5	Z41/I09	E4	NC
H2	DI8/I08	E12	DI38/I038	D14	REGADR.3	B8	Z12/I044	P6	Z42/I010	G12	NC
D3	DI9/I09	F12	DI39/I039	E14	REGADR.4	C3	Z13/I045	P7	Z43/I011	H12	NC
E3	DI10/I010	J12	DI40/I040	F14	REGADR.5	C4	Z14/I046	N4	Z44/I012	H4	NC
F3	DI11/I011	K12	DI41/I041	D1	REGADR.6	C5	Z15/I047	N5	Z45/I013	L4	NC
G3	DI12/I012	L12	DI42/I042	A1	VDD	C6	Z16/I048	N6	Z46/I014	J4	NC
H3	DI13/I013	H13	DI43/I043	B15	VDD	C7	Z17/I049	N7	Z47/I015	M1	NC
M4	DI14/I014	J13	DI44/I044	C8	VDD	D6	Z18/I050	M8	Z48/I016	M11	NC
J3	DI15/I015	K13	DI45/I045	M12	VDD	D7	Z19/I051	M9	Z49/I017	M6	NC
K3	DI16/I016	L13	DI46/I046	M5	VDD	D8	Z20/I052	N8	Z50/I018	P15	NC
L3	DI17/I017	M13	DI47/I047	R15	VDD	C9	Z21/I053	N9	Z51/I019	R13	NC
M3	DI18/I018	H14	DI48/I048	D4	VSS	C10	Z22/I054	N10	Z52/I020	R14	NC

Packaging

160-Pin Plastic Quad Flat Pack: See PF Package in Package Selector Guide

180-Pin Plastic Pin Grid Array: See NF Package in Package Selector Guide

Ordering Information



**L64270
64 to 64
Crossbar Switch
(XBAR)**

