16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90595G Series

MB90598G/F598G/V595G

DESCRIPTION

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F²MC-16LX CPU core inherits an AT architecture of the F²MC* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

* : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



FEATURES

Clock

Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz). Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V)

- Instruction set to optimize controller applications
 Rich data types (bit, byte, word, long word)
 Rich addressing mode (23 types)
 Enhanced signed multiplication/division instruction and RETI instruction functions
 Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations Adoption of system stack pointer
 Enhanced pointer indirect instructions
 Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation Extended intelligent I/O service function (EI²OS): Up to 10 channels
- Embedded ROM size and types Mask ROM: 128 Kbytes
 Flash ROM: 128 Kbytes
 Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)
- Flash ROM Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector Erase can be performed on each block Block protection with external programming voltage
- Low-power consumption (stand-by) mode
 Sleep mode (mode in which CPU operating clock is stopped)
 Stop mode (mode in which oscillation is stopped)
 CPU intermittent operation mode
 Hardware stand-by mode
- Process: 0.5 µm CMOS technology
- I/O port General-purpose I/O ports: 78 ports Push-pull output and Schmitt trigger input. Programmable on each bit as I/O or signal for peripherals.
 Timer

Watchdog timer: 1 channel 8/16-bit PPG timer: 8/16-bit × 6 channels 16-bit re-load timer: 2 channels

```
(Continued)
```

- 16-bit I/O timer
 16-bit Free-run timer: 1 channel
 Input capture: 4 channels
 Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART0
 With full-duplex double buffer (8-bit length)
 - Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.
- UART1 (SCI)
 - With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized serial transmission (I/O extended transmission) can be selectively used.

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)
 A module for starting an extended intelligent I/O service (EI²OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
 8/10-bit resolution can be selectively used.
 Starting by an external trigger input.
- FULL-CAN interface: 1 channel Conforming to Version 2.0 Part A and Part B Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

■ PRODUCT LINEUP

	Features MB90598G MB90F59			MB90V595G		
Classifi	ication	Mask ROM product	Flash ROM product	Evaluation product		
ROM s	ize	128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None		
RAM si	ize	4 Kbytes	4 Kbytes	6 Kbytes		
Emulat supply	or-specific power	_		None		
CPU fu	inctions	The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (a Interrupt processing time: 1.5 μs (at machine	t machine clock frequency e clock frequency of 16 Mł			
UARTO)	Clock synchronized transmission (50 Clock asynchronized transmission (70 /50 Transmission can be performed by b slave connection.	4808/5208/9615/10417/19 0000 bps at machine clock	frequency of 16 MHz)		
UART1	(SCI)	Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronized transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/ slave connection.				
8/10-bi	t A/D converter	Conversion precision: 8/10-bit can b Number of inputs: 8 One-shot conversion mode (convert Scan conversion mode (converts two up to 8 cha Continuous conversion mode (convert Stop conversion mode (converts sel	s selected channel once o o or more successive chan innels) erts selected channel conti	nels and can program inuously)		
8/16-bi (6 char	t PPG timers nnels)	Number of channels: 6 (8/16-bit \times 6 PPG operation of 8-bit or 16-bit A pulse wave of given intervals and Pulse interval: fsys, fsys/2 ¹ , fsys/2 ² ,				
16-bit F	Reload timer	Number of channels: 2 Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock frequency) Supports External Event Count function				
16-bit I/O	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of co	ompare register			
timer	Input captures	Number of channels: 4 Rewriting a register value upon a pir	n input (rising, falling, or bo	oth edges)		


\sim	n
(Con	tinued)

Features	MB90598G	MB90F598G	MB90V595G		
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW				
Stepping motor controller (4 channels)	Four high current outputs for each char Synchronized two 8-bit PWM's for each				
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.			
Serial IO	Clock synchronized transmission (31.25 frequ LSB first/MSB first	5 K/62.5 K/125 K/500 K/1 uency of 16 MHz)	Mbps at system clock		
Watchdog timer	Reset generation interval: 3.58 ms, 14. (at oscillation of 4 MHz, minimum value		5 ms		
Flash Memory	Supports automatic programming, Emb Write/Erase/Erase-Suspend/Resume c A flag indicating completion of the algo Hard-wired reset vector available in orc Memory Boot block configuration Erase can be performed on each block Block protection with external program Flash Writer from Minato Electronics, Ir	ommands rithm der to point to a fixed boo ming voltage	ot sector in Flash		
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by				
Process	CMOS				
Power supply voltage for operation*2	+5 V±10 %				
Package	QFP-100		PGA-256		

*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

*2: Varies with conditions such as the operating frequency. (See "■ ELECTRICAL CARACTERISTICS.")

PIN ASSIGNMENT




■ PIN DESCRIPTION

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Pin no.	Pin name	Circuit type	Function		
83 X1 Reset input 77 RST B Reset input 52 HST C Hardware standby input 52 HST C Hardware standby input 52 HST C Hardware standby input 85 to 88 P00 to P03 General purpose IO Inputs for the Input Captures 89 to 92 P04 to P07 General purpose IO Outputs for the Output Compares. 93 to 98 P10 to P15 D General purpose IO 99 P16 D General purpose IO 100 TOT1 D General purpose IO 11 to 8 P20 to P27 G General purpose IO 11 to 8 P20 to P37 D General purpose IO 12 to 16 P32 to P36 G General purpose IO 12 to 16 P32 to P36 G General purpose IO 13 P40 G General purpose IO 14 P41 G General purpose IO 16 SOT0 SOTO SOT output for UART 0	82	X0	٨			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	83	X1	A			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	77	RST	В	Reset input		
85 to 88 IN0 to IN3 G Inputs for the Input Captures 89 to 92 P04 to P07 G General purpose IO 93 to 98 P10 to P15 D General purpose IO 99 P16 D Outputs for the Output Compares. 99 P16 D General purpose IO 100 P17 D General purpose IO 100 TOT1 D General purpose IO 100 TOT1 D General purpose IO 100 TOT1 D General purpose IO 100 P30 to P31 G General purpose IO 110 P30 to P31 G General purpose IO 110 P30 to P31 G General purpose IO 110 P30 to P31 G General purpose IO 111 P30 to P31 G General purpose IO 111 P30 to P31 G General purpose IO 111 P30 to P31 G General purpose IO 117 P37 D General purpose IO 118 SOT0 G General purp	52	HST	С	Hardware standby input		
$ \begin{array}{ c c c c } \hline \mbox{IN0 to IN3} & \mbox{Inputs for the Input Captures} \\ \hline \mbox{IPU to OUT3} & \mbox{General purpose IO} \\ \hline \mbox{Outputs for the Output Compares.} \\ \hline \mbox{Outputs for the Programmable Pulse Generators} \\ \hline \mbox{Outputs for the Input SelO} \\ \hline \mbox{Outputs for the Programmable Pulse Generators} \\ \hline \mbox{Outputs for the Programmable Pulse Generators} \\ \hline \mbox{Outputs for the In-bit Reload Timer 1} \\ \hline \mbox{Output SelO} \\ \hline \mbox{TOT1} & D \\ \hline \mbox{TOT1} & D \\ \hline \mbox{TOT output for the 16-bit Reload Timer 1} \\ \hline \mbox{It in put for the 16-bit Reload Timer 1} \\ \hline \mbox{It in P30 to P31} & G \\ \hline \mbox{General purpose IO} \\ \hline \mbox{TOT output for the 16-bit Reload Timer 1} \\ \hline \mbox{It in P30 to P31} & G \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in P37} & D \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in P37} & D \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in P40} \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in P41} \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in UART 0} \\ \hline \mbox{It in UART 0} \\ \hline \mbox{It in UART 0} \\ \hline \mbox{It in P43} \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in put for UART 0} \\ \hline \mbox{It in P44} \\ \hline \mbox{General purpose IO} \\ \hline \mbox{It in UART 1} \\ \hline \ \mbox{It in UART 1} \\ \hline \mbox{It in UART 1} \\ \hline \ \mbox{It in UART 1} \\ \hline \ \ \mbox{It in UART 1} \\ \hline \ \ \mbox{It in UART 1} \\ \hline \ \ \ \mbox{It in UART 1} \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	05 40 00	P00 to P03	ĉ	General purpose IO		
89 to 92 OUT0 to OUT3 G Outputs for the Output Compares. 93 to 98 P10 to P15 P General purpose IO 99 P16 P General purpose IO 99 TIN1 P17 General purpose IO 100 P17 P General purpose IO 100 TOT1 D General purpose IO 100 TOT1 D General purpose IO 100 TOT1 D General purpose IO 100 TOT1 General purpose IO TOT output for the 16-bit Reload Timer 1 1100 P30 to P31 G General purpose IO 12 to 16 P32 to P36 G General purpose IO 17 P37 D General purpose IO 18 P40 G General purpose IO 18 SOT0 General purpose IO SOT output for UART 0 19 P41 G General purpose IO 20 P42 G General purpose IO 21 P43 G SIN input for UART 0 22 P44 G Gene	85 10 88	IN0 to IN3	G	Inputs for the Input Captures		
OUTO to OUT3Outputs for the Output Compares.93 to 98P10 to P15PPG0 to PPG5General purpose IO99P16DGeneral purpose IO100P17DGeneral purpose IO100TOT1DGeneral purpose IO100TOT1DGeneral purpose IO100TOT1DGeneral purpose IO100TOT1DGeneral purpose IO100TOT1DGeneral purpose IO100P30 to P31GGeneral purpose IO9 to 10P30 to P31GGeneral purpose IO12 to 16P32 to P36GGeneral purpose IO17P37DGeneral purpose IO18P40GGeneral purpose IO19P41GGeneral purpose IO19SCK0SOT0SCK input/output for UART 020P42GGeneral purpose IO21P43GGeneral purpose IO22P44GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO26P47GGeneral purpose IO	00.1.00	P04 to P07	0	General purpose IO		
93 to 98 PPG0 to PPG5 D Outputs for the Programmable Pulse Generators 99 F16 D General purpose IO 100 F17 D General purpose IO 100 TOT1 D General purpose IO 100 P30 to P27 G General purpose IO 9 to 10 P30 to P31 G General purpose IO 12 to 16 P32 to P36 G General purpose IO 17 P37 D General purpose IO 18 P40 G General purpose IO 19 P41 G General purpose IO 19 P41 G General purpose IO 20 P42 G General purpose IO 21 P43 G General purpose IO 21 P43 G General purpose IO 21 SIN1 G General purpose IO 22 P44 G General purpose IO 23 SOT1 G General purpose IO 24 P45 G	89 to 92	OUT0 to OUT3	G	Outputs for the Output Compares.		
$ \begin{array}{ c c c c } \hline \begin{tabular}{ c c c } \hline \end{tabular} \end{tabular} \\ \hline \begin{tabular}{ c c c } \hline \end{tabular} \\ $	00.1.00	P10 to P15	5	General purpose IO		
99TIN1DTIN input for the 16-bit Reload Timer 1100P17 TOT1DGeneral purpose IO TOT output for the 16-bit Reload Timer 1100TOT1DGeneral purpose IO1 to 8P20 to P27GGeneral purpose IO9 to 10P30 to P31GGeneral purpose IO12 to 16P32 to P36GGeneral purpose IO17P37DGeneral purpose IO18P40 SOT0GGeneral purpose IO19P41 SOT0GGeneral purpose IO19P41 SCK0GGeneral purpose IO19P41 SCK0GGeneral purpose IO20P42 SIN0GGeneral purpose IO21P43 SIN1GGeneral purpose IO21P43 SIN1GGeneral purpose IO22P44 SCK1GGeneral purpose IO24P45 SOT1GGeneral purpose IO25P46 SOT2GGeneral purpose IO26P47GGeneral purpose IO	93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators		
$ \begin{array}{c c c c c c c } \hline \mbox{TIN 1} & TIN input for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT1} & D & General purpose IO \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for the 16-bit Reload Timer 1 \\ \hline \mbox{TOT 0} TOT 0 utput for UART 0 \\ \hline \mbox{TOT 0} TOT 0 & General purpose IO \\ \hline \mbox{TO 0} TOT 0 & General purpose IO \\ \hline \mbox{TO 0} TOT 0 & General purpose IO \\ \hline \mbox{TO 0} & OC 0 & SOT 0 utput for UART 0 \\ \hline \mbox{TO 0} & General purpose IO \\ \hline \mbox{SCK0} & OC 0 & SCK input/output for UART 0 \\ \hline \mbox{SCK0} & OC 0 & SCK input/output for UART 0 \\ \hline \mbox{SIN 0} & General purpose IO \\ \hline \mbox{SIN 0} & GOT 0 & GOT 0 \\ \hline \mbox{SIN 0} $		P16	5	General purpose IO		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	99	TIN1	D	TIN input for the 16-bit Reload Timer 1		
$ \begin{array}{ c c c c c } \hline \mbox{TOT1} & \mbox{TOT output for the 16-bit Reload Timer 1} \\ \hline \mbox{TOT output for the 16-bit Reload Timer 1} \\ \hline \mbox{TOT output for the 16-bit Reload Timer 1} \\ \hline \mbox{TOT 0} & \mbox{General purpose IO} \\ \hline \mbox{Soto P31} & \mbox{G} & \mbox{General purpose IO} \\ \hline \mbox{I2 to 16} & \mbox{P32 to P36} & \mbox{G} & \mbox{General purpose IO} \\ \hline \mbox{I17} & \mbox{P37} & \mbox{D} & \mbox{General purpose IO} \\ \hline \mbox{I17} & \mbox{P37} & \mbox{D} & \mbox{General purpose IO} \\ \hline \mbox{I17} & \mbox{P37} & \mbox{D} & \mbox{General purpose IO} \\ \hline \mbox{I18} & \mbox{F40} & \mbox{General purpose IO} \\ \hline \mbox{I18} & \mbox{F41} & \mbox{General purpose IO} \\ \hline \mbox{I19} & \mbox{P41} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 0} \\ \hline \mbox{I19} & \mbox{P42} & \mbox{General purpose IO} \\ \hline \mbox{SIN0} & \mbox{P42} & \mbox{General purpose IO} \\ \hline \mbox{SIN0} & \mbox{P42} & \mbox{General purpose IO} \\ \hline \mbox{SIN0} & \mbox{General purpose IO} \\ \hline \mbox{SIN1} & \mbox{General purpose IO} \\ \hline \mbox{SCK input/output for UART 1} \\ \hline \mbox{24} & \mbox{P45} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 1} \\ \hline \mbox{25} & \mbox{P46} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 1} \\ \hline \mbox{26} & \mbox{P46} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 1} \\ \hline \mbox{26} & \mbox{P46} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 1} \\ \hline \mbox{26} & \mbox{P46} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for UART 1} \\ \hline \mbox{26} & \mbox{P46} & \mbox{General purpose IO} \\ \hline \mbox{SOT output for the Serial IO} \\ \hline \mbox{A6} & A$	100	P17	5	General purpose IO		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	100	TOT1	D	TOT output for the 16-bit Reload Timer 1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 to 8	P20 to P27	G	General purpose IO		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	9 to 10	P30 to P31	G	General purpose IO		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	12 to 16	P32 to P36	G	General purpose IO		
18SOTOGSOT output for UART 019P41GGeneral purpose IO19SCK0SCK input/output for UART 020P42GGeneral purpose IO20P42GGeneral purpose IO20P43GGeneral purpose IO21P43GGeneral purpose IO21P44GGeneral purpose IO22P44GGeneral purpose IO22P44GGeneral purpose IO24P45GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO26P47GGeneral purpose IO	17	P37	D	General purpose IO		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	4.0	P40	0	General purpose IO		
19SCK0GSCK input/output for UART 020P42GGeneral purpose IO20SIN0GGeneral purpose IO21P43GGeneral purpose IO21P43GGeneral purpose IO21SIN1GGeneral purpose IO22P44GGeneral purpose IO22P44GGeneral purpose IO24P45GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO	18	SOT0	G	SOT output for UART 0		
SCK0SCK input/output for UART 020P42GGeneral purpose IO21P43GGeneral purpose IO21P43GGeneral purpose IO21P43GGeneral purpose IO21SIN1GGeneral purpose IO22P44GGeneral purpose IO24P45GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO26P47GGeneral purpose IO	10	P41	0	General purpose IO		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	19	SCK0	G	SCK input/output for UART 0		
SIN0SIN input for UART 021P43GGeneral purpose IOSIN1GGeneral purpose IO22P44GGeneral purpose IO22P44GGeneral purpose IO24P45GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO		P42	0	General purpose IO		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	20	SIN0	G	SIN input for UART 0		
SIN1SIN input for UART 122P44GGeneral purpose IO24P45GGeneral purpose IO24P45GGeneral purpose IO25P46GGeneral purpose IO25P46GGeneral purpose IO26P47GGeneral purpose IO		P43	0	General purpose IO		
22GGSCK1SCK input/output for UART 124P45GSOT1GGeneral purpose IO25P46GSOT2GGeneral purpose IOSOT output for the Serial IO26P47GGeneral purpose IOGGeneral purpose IOGGeneral purpose IO	21	SIN1	G	SIN input for UART 1		
SCK1 SCK input/output for UART 1 24 P45 G SOT1 G General purpose IO 25 P46 G SOT2 G General purpose IO 26 P47 G General purpose IO General purpose IO General purpose IO G General purpose IO G		P44	0	General purpose IO		
24 G SOT in the second purpose IO 25 P46 G General purpose IO 26 P47 G General purpose IO	22	SCK1	G	SCK input/output for UART 1		
SOT1 SOT output for UART 1 25 P46 G SOT2 G General purpose IO 26 P47 G General purpose IO General purpose IO		P45	0	General purpose IO		
25 G SOT output for the Serial IO 26 P47 G General purpose IO	24	SOT1	G	SOT output for UART 1		
SOT2 SOT output for the Serial IO 26 P47 G	67	P46		General purpose IO		
	25	SOT2	G	SOT output for the Serial IO		
SCK2 G SCK input/output for the Serial IO		P47	2	General purpose IO		
	26	SCK2	G	SCK input/output for the Serial IO		

P50 P50 General purpose IO 29 to 32 P51 to P54 O SIN put for the Serial IO 29 to 32 P51 to P54 O External interrupt input for INT4 to INT7 33 P55 O External interrupt input for INT4 to INT7 33 P55 O External interrupt input for INT4 to INT7 38 to 41 P60 to P63 Ceneral purpose IO AN0 to AN3 P61 to P67 General purpose IO AN4 to AN7 General purpose IO Inputs for the A/D Converter AN4 to AN7 General purpose IO Inputs for the A/D Converter 47 P56 O General purpose IO 48 P57 O General purpose IO 70 to 70 P General purpose IO Output for the 16-bit Reload Timer 0 54 to 57 PWM1P0 P General purpose IO Output for Stepper Motor Controller channel 0 990 to P83 F General purpose IO Output for Stepper Motor Controller channel 1 990 to P83 F General purpose IO Output for Stepper Motor Controller channel 2 <t< th=""><th>Pin no.</th><th>Pin name</th><th>Circuit type</th><th>Function</th></t<>	Pin no.	Pin name	Circuit type	Function		
SiN2SiN Input for the Serial IO29 to 32P51 to P54 INT4 to INT7PGeneral purpose IO33P55 ADTGPGeneral purpose IO38 to 41P60 to P63 ADTGEGeneral purpose IO38 to 41P60 to P63 AN0 to AN3EGeneral purpose IO43 to 46P64 to P67 AN4 to AN7EGeneral purpose IO43 to 46P56 AN4 to AN7EGeneral purpose IO47P56 TTINOPGeneral purpose IO48P57 TOTOPGeneral purpose IO48P57 TOTOPGeneral purpose IO48P57 TOTOPGeneral purpose IO54 to 57PWM1PO PWM2PO PWM2POFGeneral purpose IO54 to 57PMM1P0 PWM2PO PWM2POFGeneral purpose IO59 to 62PVM1P1 PWM1PA PWM2P1FGeneral purpose IO64 to 67PWM1P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67PWM1P2 PWM2P1 PWM2P3FGeneral purpose IO64 to 67PWM1P3 PWM2P3 PWM2P3FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2P3FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2P3FGeneral purpose IO75P91PGeneral purpose IO75P91PGeneral purpose IO75PMM1P3 PMM2P3FGeneral purpose IO75PMM1P3 PMM2P3General purpose IO75PS	20	P50	D	General purpose IO		
29 to 32 1NT4 to INT7DExternal interrupt input for INT4 to INT733P55 ADTGDExternal interrupt input for INT4 to INT733ADTGDInput for the external trigger of the A/D Converter38 to 41P60 to P63 ANU to AN3EGeneral purpose IO43 to 46P64 to P67 AN4 to AN7EGeneral purpose IO43 to 47P56 TINODInputs for the A/D Converter47P56 TOTODGeneral purpose IO48P67 TOTODGeneral purpose IO48P67 TOTODGeneral purpose IO76 to P73 PWM1P0 PWM2P0PFGeneral purpose IO54 to 57P70 to P73 PWM1P0 PWM2P0General purpose IO59 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1General purpose IO59 to 62PWM1P1 PWM1P2 PWM2P2 PWM2P2F64 to 67PWM1P2 PWM1P2 PWM2P3 PWM2P3General purpose IO64 to 67PWM1P3 PWM2P3 PWM2P3 PWM2P3F69 to 72P80 to P83 PWM1P3 PWM2P3 PWM2P3General purpose IO69 to 72PWM1P3 PWM2P3 PWM2P3 PWM2P3F69 to 72PWM1P3 PWM2P3 PWM2P3 PWM2P3F69 to 72P91 PWM1P3 PWM2P3 PWM2P3General purpose IO74P90 PS1General purpose IO75P91DGeneral purpose IO76P91DGeneral purpose IO	20	SIN2		SIN Input for the Serial IO		
$ \begin{array}{c c c c } \operatorname{INT4} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	20 to 22	P51 to P54	D	General purpose IO		
33 ADTG D Input for the external trigger of the A/D Converter 38 to 41 P60 to P63 AN0 to AN3 E General purpose IO 43 to 46 P64 to P67 AN4 to AN7 E General purpose IO 43 to 46 P64 to AN7 E General purpose IO 47 P56 D General purpose IO 47 P56 D General purpose IO 48 P57 D General purpose IO 48 P57 D General purpose IO 74 P57 D General purpose IO 75 PWM1P0 PW General purpose IO 75 PWM1P0 PW General purpose IO 75 PWM1P1 PW General purpose IO 75 PWM1P1 PW F 95 to 62 PWM1P1 PW PWM2P2 PWM1P1 F 95 to 62 PWM1P1 F General purpose IO Output for Stepper Motor Controller channel 1 900 m2 PWM1P1 F 900 m2 PWM1P2 F 900 m2 General purpose IO 900 m2 PWM1P2 900 m2 F 900 m2 General purpose IO	29 10 32	INT4 to INT7		External interrupt input for INT4 to INT7		
ADTGInput for the external trigger of the A/D Converter38 to 41P60 to P63 AN0 to AN3BGeneral purpose IO Inputs for the A/D Converter43 to 40P64 to P67 AN4 to AN7General purpose IO Inputs for the A/D Converter47P56 TIN0DGeneral purpose IO TIN input for the 16-bit Reload Timer 048P57 	22	P55	D	General purpose IO		
38 to 41 AN0 to AN3 F Inputs for the A/D Converter 43 to 46 P64 to P67 Beam and purpose IO Inputs for the A/D Converter 47 P56 D General purpose IO 47 P57 D General purpose IO 48 P57 D General purpose IO 48 P57 D General purpose IO 48 P57 D General purpose IO 700 PWM1P0 F General purpose IO 54 to 57 PWM1P0 PWM2P0 General purpose IO 9000 PWM2P0 PWM1P0 F 91000 PWM2P0 PWM1P0 Output for Stepper Motor Controller channel 0 92000 PWM2P1 PWM2P0 Output for Stepper Motor Controller channel 1 92000 PWM2P1 PWM2P1 Output for Stepper Motor Controller channel 1 92000 PWM1P1 PWM2P1 PWM2P1 92000 PWM1P2 F General purpose IO 94000 PWM1P2 F Output for Stepper Motor Controller channel 1 92000 PWM2P1 PWM2P1 Output for Stepper Motor Controller channel 2 92000 PWM1P2 General purpose IO Output for Stepper Motor Controller channel 3 9200		ADTG		Input for the external trigger of the A/D Converter		
AN0 to AN3Inputs for the A/D Converter43 to 46P64 to P67AGeneral purpose IOA13 to 46P64 to AN7PInputs for the A/D Converter47P56DGeneral purpose IO48P57DGeneral purpose IO48TOTODTOT output for the 16-bit Reload Timer 054 to 57P70 to P73General purpose IO54 to 57PWM1P0PWM1P0PWM2P0PWM2P0F59 to 62PWM1P1FPWM1P1General purpose IOPWM2P0PWM2P0PWM2P0PWM1P1PWM2P0PWM2P0PWM2P0FGeneral purpose IO59 to 62PWM1P1PWM1P1PWM2P1PWM2P1PWM2P1PWM2P2PWM1P2PWM2P3PWM1P3PWM2P3PWM1P4PWM2P3PWM1P3PWM2P3PWM1P3PWM2P3PWM1P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3PWM2P3	38 to 11	P60 to P63	E	General purpose IO		
43 to 46 AN4 to AN7 E Inputs for the A/D Converter 47 P56 D General purpose IO 48 P57 D General purpose IO 48 P57 D General purpose IO 54 to 57 P70 to P73 General purpose IO 54 to 57 PWM1P0 PWM190 PWM2P0 PWM190 F General purpose IO Output for the 16-bit Reload Timer 0 59 to 62 PWM1P1 PWM2P0 PWM2P1 PWM2P1 General purpose IO 59 to 62 PWM1P1 F PWM2P1 PWM2P1 General purpose IO 64 to 67 P80 to P83 General purpose IO 69 to 72 P84 to P87 F General purpose IO Output for Stepper Motor Controller channel 2 PWM2P2 PWM2P3 F 69 to 72 P84 to P87 General purpose IO 69 to 72 P84 to P87 General purpose IO 74 P90 P General purpose IO 74 P90 P General purpose IO 75 P91 D General purpose IO	30 10 41	AN0 to AN3		Inputs for the A/D Converter		
AN4 to AN7Inputs for the A/D Converter47P56 TIN0DGeneral purpose IO TIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 054 to 57PWM1P0 PWM2P0 PWM2M0FGeneral purpose IO Output for Stepper Motor Controller channel 059 to 62P74 to P77 PWM1M1 PWM2P1 PWM2P1 PWM2M1General purpose IO Output for Stepper Motor Controller channel 164 to 67P80 to P83 PWM2P2 PWM2M2General purpose IO Output for Stepper Motor Controller channel 264 to 67P84 to P87 PWM2P3 PWM2P3 PWM2P3 PWM2M3General purpose IO Output for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3General purpose IO Output for Stepper Motor Controller channel 374P90 TXP0 P91 TXGeneral purpose IO TX output for CAN Interface75P91 P91D	12 to 16	P64 to P67	E	General purpose IO		
47TIN0DTIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0 PWM2M0General purpose IO54 to 57P74 to P77 PWM1P1 PWM2P1 PWM2P1General purpose IO59 to 62PWM1P1 PWM2P1 PWM2P1 PWM2P1F64 to 67PWM1P2 PWM1M2 PWM2P2 PWM2M2General purpose IO64 to 67P84 to P87 PWM1P2 PWM2P3 PWM2M3F69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2M3F69 to 72P80 to P83 PWM2P3 PWM2M3F69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2M3F69 to 72P91 P91D69 to 72P91 P91D69 to 72P91 P91D69 to 72P91 P91D	43 10 40	AN4 to AN7		Inputs for the A/D Converter		
TIN0TIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO54 to 57P70 to P73 PWM1P0 PWM2P0 PWM2P0General purpose IO54 to 57P74 to P77 PWM1P1 PWM2P0 PWM2M0General purpose IO59 to 62P74 to P77 PWM2P1 PWM2P1 PWM2P1 PWM2P1 PWM2M1General purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2M2General purpose IO64 to 67PWM1P2 PWM2P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3F69 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3General purpose IO74P90 TXD69 to 72P91 P91 DD69 to 72P91 P91 DD69 to 72P91 P91 DD69 to 72P91 P91 DD69 to 72P91 P91 DGeneral purpose IO	47	P56	D	General purpose IO		
48TOTODTOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0 PWM2P0 PWM2P0FGeneral purpose IO54 to 57P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1 PWM2P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO59 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2P3 PWM2P3FGeneral purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO	47	TIN0		TIN input for the 16-bit Reload Timer 0		
TOT0TOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0 PWM2P0FGeneral purpose IO54 to 57PWM1P0 PWM2P0 PWM2P0FGeneral purpose IO59 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1General purpose IO59 to 62PWM1P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2P2 PWM2P2FGeneral purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO69 to 72P90 PWM1P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO	10	P57	D	General purpose IO		
54 to 57PWM1P0 PWM2P0 PWM2M0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1General purpose IO Output for Stepper Motor Controller channel 159 to 62PWM1P1 PWM2P1 PWM2P1 PWM2M1FGeneral purpose IO Output for Stepper Motor Controller channel 164 to 67PWM1P2 PWM2P2 PWM2P2 PWM2M2FGeneral purpose IO Output for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO Output for Stepper Motor Controller channel 374P90 TXPGeneral purpose IO TX output for CAN Interface75P91DGeneral purpose IO	40	TOT0	D	TOT output for the 16-bit Reload Timer 0		
54 to 57PWM1M0 PWM2P0 PWM2M0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2M1FGeneral purpose IO59 to 62PWM1P1 PWM2P1 PWM2M1FGeneral purpose IO64 to 67PWM1P2 PWM1M2 PWM2P2 PWM2M2FGeneral purpose IO64 to 67PWM1P2 PWM2P2 PWM2M2FGeneral purpose IO64 to 67PWM1P2 PWM2P2 PWM2M2FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2M3FGeneral purpose IO69 to 72PWM1P3 PWM2M3FGeneral purpose IO74P90 TXDGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO		P70 to P73		General purpose IO		
59 to 62PWM1P1 PWM2P1 PWM2M1FOutput for Stepper Motor Controller channel 164 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2M2FGeneral purpose IO Output for Stepper Motor Controller channel 264 to 67PWM1P2 PWM2P2 PWM2M2FGeneral purpose IO Output for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO Output for Stepper Motor Controller channel 369 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO Output for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO TX output for CAN Interface75P91DGeneral purpose IO	54 to 57	PWM1M0 PWM2P0	F	Output for Stepper Motor Controller channel 0		
59 to 62PWM1M1 PWM2P1 PWM2M1FOutput for Stepper Motor Controller channel 164 to 67P80 to P83 PWM1P2 		P74 to P77		General purpose IO		
64 to 67PWM1P2 PWM2P2 PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO74P90 TXDOutput for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO75P91DGeneral purpose IO	59 to 62	PWM1M1 PWM2P1	F	Output for Stepper Motor Controller channel 1		
64 to 67PWM1M2 PWM2P2 PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1P3 		P80 to P83		General purpose IO		
69 to 72PWM1P3 PWM1M3 PWM2P3 PWM2M3FOutput for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO TX output for CAN Interface75P91 P91DGeneral purpose IO General purpose IO	64 to 67	PWM1M2 PWM2P2	F	Output for Stepper Motor Controller channel 2		
69 to 72 PWM1M3 F Output for Stepper Motor Controller channel 3 PWM2P3 PWM2M3 F Output for Stepper Motor Controller channel 3 74 P90 D General purpose IO 74 TX D TX output for CAN Interface 75 P91 D General purpose IO		P84 to P87		General purpose IO		
74 D TX TX TX output for CAN Interface 75 P91 D General purpose IO	69 to 72	PWM1M3 PWM2P3	F	Output for Stepper Motor Controller channel 3		
TX TX output for CAN Interface 75 D TX Output for CAN Interface	74	P90		General purpose IO		
75 D	/4	ТХ	U	TX output for CAN Interface		
RX RX RX Input for CAN Interface	75	P91	_	General purpose IO		
	/5	RX	U	RX input for CAN Interface		

Pin no.	Pin name	Circuit type	Function
76	P92	D	General purpose IO
70	INT0	U	External interrupt input for INT0
78 to 80	P93 to P95	D	General purpose IO
10 10 00	INT1 to INT3	D	External interrupt input for INT1 to INT3
58, 68	DVcc		Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DVss		Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AVcc	Power supply	Dedicated power supply pin for the A/D Converter
37	AVss	Power supply	Dedicated ground pin for the A/D Converter
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter
49, 50	MD0 MD1	С	Operating mode selection input pins. These pins should be connected to $V_{\rm CC}$ or $V_{\rm SS}.$
51	MD2	Н	Operating mode selection input pin. This pin should be connected to V_{cc} or V_{ss} .
27	С		External capacitor pin. A capacitor of 0.1μ F should be connected to this pin and Vss.
23, 84	Vcc	Power supply	Power supply pins (5.0 V).
11, 42, 81	Vss	Power supply	Ground pins (0.0 V).

■ I/O CIRCUIT TYPE



Circuit Type	Circuit	Remarks
F	Vcc P-ch High current N-ch R HYS	 CMOS high current output CMOS Hysteresis input
G	Vcc P-ch N-ch R R T T T T T	 CMOS output CMOS Hysteresis input TTL input (MB90F598G, only in Flash mode)
н	R R R R	 Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)

HANDLING DEVICES

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss. When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating. In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μ F between V_{cc} and V_{ss} pins near the device.



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)


During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follows.







(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00_H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


(14) Using REALOS

The use of EI2OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode


If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

BLOCK DIAGRAM



MEMORY SPACE

The memory space of the MB90595G Series is shown below



Memory space map

Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.

■ I/O MAP

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ved		·
10н	Port 0 Direction Register	DDR0	R/W	Port 0	00000000B
11 н	Port 1 Direction Register	DDR1	R/W	Port 1	00000000
12 н	Port 2 Direction Register	DDR2	R/W	Port 2	00000000B
13 н	Port 3 Direction Register	DDR3	R/W	Port 3	00000000B
14 H	Port 4 Direction Register	DDR4	R/W	Port 4	00000000
15 н	Port 5 Direction Register	DDR5	R/W	Port 5	00000000B
16 н	Port 6 Direction Register	DDR6	R/W	Port 6	00000000
17 н	Port 7 Direction Register	DDR7	R/W	Port 7	00000000B
18 н	Port 8 Direction Register	DDR8	R/W	Port 8	00000000
19 н	Port 9 Direction Register	DDR9	R/W	Port 9	000000в
1Ан		Reserv	red		
1Bн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 _B
1Cн to 1Fн		Reserv	red		
20н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21н	Serial status Register 0	USR0	R/W		0001000в
22н	Serial Input/Output Data Register 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXX
23н	Rate and Data Register 0	URD0	R/W		000000Хв
24н	Serial Mode Register 1	SMR1	R/W		00000000
25н	Serial Control Register 1	SCR1	R/W		00000100в
26н	Serial Input/Output Data Register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXXB
27 н	Serial Status Register 1	SSR1	R/W		00001_00в
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в

Address	Register	Abbreviation	Access	Peripheral	Initial value
29н to 2Ан		Reserve	d		L
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000в
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	00000010в
2Eн	Serial Data Register	SDR	R/W		XXXXXXXXB
2 F н	Edge Selector	SES	R/W		0в
30н	External Interrupt Enable Register	ENIR	R/W		00000000
31н	External Interrupt Request Register	EIRR	R/W		XXXXXXXXB
32н	External Interrupt Level Register	ELVR	R/W	External Interrupt	00000000
33н	External Interrupt Level Register	ELVR	R/W	-	00000000
34н	A/D Control Status Register 0	ADCS0	R/W		00000000
35н	A/D Control Status Register 1	ADCS1	R/W		00000000
36н	A/D Data Register 0	ADCR0	R	A/D Converter	XXXXXXXXB
37н	A/D Data Register 1	ADCR1	R/W		00001_XXв
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	_ 16-bit Program- mable Pulse Generator 0/1	0_000_1в
39н	PPG1 Operation Mode Control Register	PPGC1	R/W		0_00001в
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		00000в
3Вн		Reserve	d		
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Program-	0_000_1в
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	mable Pulse	0_00001в
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	000000в
3Fн		Reserve	d		
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Program-	0_000_1в
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	mable Pulse	0_00001в
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000в
43н		Reserve	d		
44 _H	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Program-	0_000_1в
45 н	PPG7 Operation Mode Control Register	PPGC7	R/W	mable Pulse	0_00001в
46 H	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	00000в
47н		Reserve	d		L
48 _H	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Program-	0_000_1в
49 H	PPG9 Operation Mode Control Register	PPGC9	R/W	mable Pulse	0_00001в
4 Ан	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	000000в
4 Вн		Reserve	d	1	1

Address	Register	Abbreviation	Access	Peripheral	Initial value
4Cн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_000_1B
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	$0_000001_{\rm B}$
4 Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	$0\ 0\ 0\ 0\ 0\ 0\ _B$
4 Fн		Reserved			
50н	Timer Control Status Register 0	TMCSR0	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
51 н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 _B
52н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXXB
53н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W		XXXXXXXXAB
54 _H	Timer Control Status Register 1	TMCSR1	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
55н	Timer Control Status Register 1	TMCSR1	R/W		0 0 0 0 _B
56н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX
57н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W		XXXXXXXX
58H	Output Compare Control Status Register 0	OCS0	R/W	Output	$0\ 0\ 0\ 0\ _\ 0\ 0_{\rm B}$
59 н	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	$___00000_{B}$
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output	$0\ 0\ 0\ 0\ _\ 0\ 0_{\rm B}$
5Bн	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	00000 _B
5 С н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
5Е н	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 0 _B
5 F н		Reserved			
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0 0 _B
61н		Reserved			
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0 0 _B
63н	Reserved				
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0 _B
65н	Reserved				1
66н	Timer Data Register (low-order)	TCDT	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
68н	Timer Control Status Register	TCCS	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
69н to 6Ен		Reserved	 		(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
6 F н	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70 н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXXAB
71 н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXX
72 н	PWM1 Select Register 0	PWS10	R/W	Controller 0	000000 _B
73н	PWM2 Select Register 0	PWS20	R/W		-0000000_{B}
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX _B
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXX
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	000000B
77н	PWM2 Select Register 1	PWS21	R/W	_	-0000000_{B}
78 н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXXAB
79 н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXXB
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	$_$ $_$ 0 0 0 0 0 0 _B
7 Вн	PWM2 Select Register 2	PWS22	R/W		-0000000_{B}
7С н	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXXAB
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Controller 3	XXXXXXXXB
7 Ен	PWM1 Select Register 3	PWS13	R/W		000000 _B
7 F н	PWM2 Select Register 3	PWS23	R/W		-0000000_{B}
80н to 8Fн	CAN Controller.	Refer to section	about C/	AN Controller	
90н to 9Dн		Reserved	I		
9Eн	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 0 _B
9 F н	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0B
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 _B
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1111100в
A2H to A7H	Reserved				
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	1_000100_{B}
AAH to ADH		Reserved	I		I
AEн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 _B
AFн		Reserved	1		

Address	Register	Abbreviation	Access	Peripheral	Initial value
В0н	Interrupt Control Register 00	ICR00	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В1н	Interrupt Control Register 01	ICR01	R/W	Interrupt controller	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В2н	Interrupt Control Register 02	ICR02	R/W	interrupt controller	$0\; 0\; 0\; 0\; 0\; 1\; 1\; 1_{\rm B}$
ВЗн	Interrupt Control Register 03	ICR03	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В4н	Interrupt Control Register 04	ICR04	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В5н	Interrupt Control Register 05	ICR05	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В6н	Interrupt Control Register 06	ICR06	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В7н	Interrupt Control Register 07	ICR07	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В8н	Interrupt Control Register 08	ICR08	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В9н	Interrupt Control Register 09	ICR09	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВАн	Interrupt Control Register 10	ICR10	R/W	Interrupt controller	00000111 _B
ВВн	Interrupt Control Register 11	ICR11	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВСн	Interrupt Control Register 12	ICR12	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
BDн	Interrupt Control Register 13	ICR13	R/W	-	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВЕн	Interrupt Control Register 14	ICR14	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
BFн	Interrupt Control Register 15	ICR15	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
COн to FFн		Resei	rved		
1900н	Reload Register L	PRLL0	R/W		XXXXXXXXB
1901 н	Reload Register H	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXXB
1902н	Reload Register L	PRLL1	R/W	Generator 0/1	XXXXXXXXB
1903н	Reload Register H	PRLH1	R/W		XXXXXXXXB
1904н	Reload Register L	PRLL2	R/W		XXXXXXXXB
1905 н	Reload Register H	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXXB
1906н	Reload Register L	PRLL3	R/W	Generator 2/3	XXXXXXXX
1907 н	Reload Register H	PRLH3	R/W		XXXXXXXXB
1 908н	Reload Register L	PRLL4	R/W		XXXXXXXXB
1909 н	Reload Register H	PRLH4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX
190Aн	Reload Register L	PRLL5	R/W		XXXXXXXXB
190Bн	Reload Register H	PRLH5	R/W		XXXXXXXXB
190Сн	Reload Register L	PRLL6	R/W		XXXXXXXXB
190Dн	Reload Register H	PRLH6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXXAB
190Е н	Reload Register L	PRLL7	R/W		XXXXXXXXAB
190Fн	Reload Register H	PRLH7	R/W		XXXXXXXXB

Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXXXB
1911 н	Reload Register H	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB
1912н	Reload Register L	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913н	Reload Register H	PRLH9	R/W		XXXXXXXXB
1914 н	Reload Register L	PRLLA	R/W	16-bit Programmable	XXXXXXXXB
1915 н	Reload Register H	PRLHA	R/W	Pulse Generator A/B	XXXXXXXX _B
1916 н	Reload Register L	PRLLB	R/W	16-bit Programmable	XXXXXXXXB
1917 н	Reload Register H	PRLHB	R/W	Pulse Generator A/B	XXXXXXXXB
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXXX _B
1921 н	Input Capture Register 0 (high-order)	IPCP0	R	lagut Opptung 0/4	XXXXXXXX
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXXX
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXX
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXX
1925 н	Input Capture Register 2 (high-order)	IPCP2	R	Input Conturo 2/2	XXXXXXXX
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXXX
1927 н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXX
1928 н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXX
1929 н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compore 0/4	XXXXXXXX
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXXXB
192Bн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXXB

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value			
192Cн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXXAB			
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX			
192Е н	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX			
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXXB			
1930н to 19FFн		Res	served					
1A00н to 1AFFн	CAN Cont	troller. Refer to s	section ab	out CAN Controller				
1B00н to 1BFFн	CAN Controller. Refer to section about CAN Controller							
1C00н to 1EFFн		Re	served					
1FF0н	Program Address Detection Register 0 (low-order)				XXXXXXXX			
1FF1н	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXX			
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXX			
1FF3⊦	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXX			
1FF4⊦	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX			
1FF5⊦	Program Address Detection Register 1 (high-order)				XXXXXXXX			
1FF6н to 1FFFн		Re	served					

• Description for Read/Write

- R/W : Readable/writable
- R: Read only
- W: Write only
- Description of initial value
 - 0 : the initial value of this bit is "0".
 - 1 : the initial value of this bit is "1".
 - X : the initial value of this bit is undefined.
 - _ : this bit is unused. the initial value is undefined.
- Note : Addresses in the range of 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

■ CAN CONTROLLER

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

• List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
000080н	Message buffer valid register	BVALR	R/W	0000000 0000000в	
000081 н		BVALK			
000082н	- Transmit request register	TREQR	R/W	0000000 0000000в	
000083н		INEQN	L/ A A	0000000 000000B	
000084н	Transmit cancel register	TCANR	W	0000000 0000000в	
000085н		ICANK	vv		
000086н	Transmit complete register	TCR	R/W	0000000 0000000 _в	
000087н		ICK	r////		
000088н	Receive complete register	RCR	R/W	0000000 0000000в	
000089н		KUK	r////		
00008Ан	Remote request receiving register	RRTRR	R/W	0000000 0000000 _в	
00008Bн			L/ A A		
00008Сн	Receive overrun register	ROVRR	R/W	0000000 0000000 _в	
00008Dн		NOVER	L/ A A	0000000 000000B	
00008Eн	Receive interrupt enable register	RIER	R/W	0000000 0000000 _в	
00008Fн		NEN	L/ A A		
001В00н	Control status register	CSR	R/W, R	00000 00-1в	
001B01 н		USR	r/vv, r	00000 00-TB	
001B02н	Lost event indicator register		R/W	000 0000-	
001В03н	Last event indicator register	LEIR	r./ V V	000-000в	
001B04н	Receive/transmit error counter	RTEC	R	0000000 0000000 _В	
001B05н		RIEG	r.		
001В06н	Rit timing register	BTR	R/W	1111111 111111.	
001B07 н	Bit timing register		r./ VV	-1111111 11111111B	



Address	Register	Abbreviation	Access	Initial Value	
001B08н	- IDE register	IDER	R/W	XXXXXXXX XXXXXXXX	
001B09н		IDER	11/10		
001B0Aн	- Transmit RTR register	TRTRR	R/W	0000000 0000000в	
001B0Bн			11/10		
001B0Cн	- Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX	
001B0Dн	- Remote frame receive waiting register				
001B0Eн	- Transmit interrupt enable register	TIER	R/W	0000000 0000000в	
001B0Fн		HER			
001B10н				XXXXXXXX XXXXXXXX	
001B11 н	Acceptance mask select register	AMSR	R/W		
001B12н	Acceptance mask select register			XXXXXXXX XXXXXXXX	
001B13н					
001B14н				XXXXXXXX XXXXXXXX	
001B15н	Acceptones mask register 0	AMR0	R/W		
001B16н	Acceptance mask register 0	AMRU	r///		
001B17 н				XXXXX XXXXXXXXB	
001B18н					
001B19⊦	Acceptance mack register 1	AMR1	R/W	XXXXXXXXX XXXXXXXX	
001B1Aн	Acceptance mask register 1	AIVIRT	r./VV		
001B1Bн				XXXXX XXXXXXXXB	

• List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value	
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXXB to XXXXXXXB	
001А20н				XXXXXXXX XXXXXXXX	
001A21 н	ID register 0	IDR0	R/W	100000000000000000000000000000000000000	
001А22н				XXXXX XXXXXXXXB	
001А23н					
001А24н				XXXXXXXX XXXXXXXX	
001A25н	ID register 1	IDR1	R/W		
001А26н				XXXXX XXXXXXXXB	
001А27 н				/000000 /00000000	
001A28н	_			XXXXXXXX XXXXXXXX	
001A29н	ID register 2	IDR2	R/W		
001А2Ан			1011	XXXXX XXXXXXXXB	
001A2Bн					
001A2Cн	_			XXXXXXXX XXXXXXXX	
001A2Dн	ID register 3	IDR3	R/W		
001A2Eн				ХХХХХ ХХХХХХХХ	
001A2Fн					
001A30н	_			XXXXXXXX XXXXXXXX	
001А31 н	ID register 4	IDR4	R/W		
001А32н				XXXXX XXXXXXXXB	
001АЗЗн					
001A34н	_			XXXXXXXX XXXXXXXX	
001A35н	ID register 5	IDR5	R/W		
001А36н				XXXXX XXXXXXXXB	
001А37 н					
001A38н				XXXXXXXX XXXXXXXX	
001A39н	ID register 6	ID register 6 IDR6 R/W	R/W		
001АЗАн	-		1 1/ 1 1	XXXXX XXXXXXXXB	
001А3Вн					
001А3Сн				XXXXXXXX XXXXXXXX	
001А3Dн	ID register 7	IDR7	R/W		
001А3Ен				XXXXX XXXXXXXXB	
001A3Fн					



(Continued) Address	Register	Abbreviation	Access	Initial Value
001А40н				
001А41н				XXXXXXXX XXXXXXXX
001А42н	ID register 8	IDR8	R/W	
001А43н		XXXXX XXXXXXXXB		
001A44н				XXXXXXXX XXXXXXXX
001A45н	ID register 9	IDR9	R/W	
001А46н		IDK9		ХХХХХ ХХХХХХХХВ
001A47 н				
001A48н				XXXXXXXX XXXXXXXX
001A49н	ID register 10	IDR10	R/W	
001А4Ан		IBI(10		ХХХХХ ХХХХХХХХВ
001A4Bн				
001A4Cн				XXXXXXXX XXXXXXXX
001A4Dн	ID register 11	IDR11	R/W	
001A4Eн				ХХХХХ ХХХХХХХХ
001A4Fн				
001А50н				XXXXXXXX XXXXXXXXXXXXB
001А51н	ID register 12	IDR12	R/W	
001А52н	-			XXXXX XXXXXXXX _B
001А53н				
001А54н	-			XXXXXXXX XXXXXXXX
001А55н	ID register 13	IDR13	R/W	
001А56н				XXXXX XXXXXXXXXB
001А57н				
001А58н	4			XXXXXXXX XXXXXXXX
001А59н	ID register 14	IDR14	R/W	
001А5Ан	-			XXXXX XXXXXXXXAB
001А5Вн				
001А5Сн	4			XXXXXXXX XXXXXXXX
001А5Dн	ID register 15	IDR15	R/W	
001А5Ен	4			XXXXX XXXXXXXXAB
001A5Fн				

• List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value		
001А60н	DLC register 0		D AA	XXXXB		
001A61 н	DLC register 0	DLCR0	R/W	AAAAB		
001А62н	DL C register 1		R/W	VVVV		
001А63н	DLC register 1	DLCR1	R/VV	XXXXB		
001A64н	DLC register 2	DLCR2	R/W	ХХХХв		
001A65н		DLCRZ	N/VV			
001А66н	DLC register 2	DLCR3	R/W	ХХХХв		
001А67 н	DLC register 3	DLCR3	R/VV			
001А68н	DL C register 4		DAA	VVVV		
001А69н	DLC register 4	DLCR4	R/W	XXXXв		
001А6Ан	DLC register 5	DLCR5		V VV-		
001A6Bн	DLC register 5	DLCKO	R/W	XXXX _B		
001A6Cн	DLC register 6		D // /	VVV		
001A6Dн	DLC register 6	DLCR6	R/W	XXXXB		
001A6Eн	DL O na sister 7	DI 007	DAA	ХХХХв		
001A6Fн	DLC register 7	DLCR7	R/W			
001А70н	DL C register 0		DAA	VVVV		
001A71 н	DLC register 8	DLCR8	R/W	XXXX		
001А72н	DL C register 0		DAA	VVVV		
001А73н	DLC register 9	DLCR9	R/W	XXXXB		
001A74 _Н	DLC register 10		DAA	VVVV		
001А75н	DLC register 10	DLCR10	R/W	XXXXв		
001А76н	DLO register 44	51.05.44	DAA			
001А77н	DLC register 11	DLCR11	R/W	XXXXB		
001А78н	DLC register 12		D // /	VVVV		
001A79н	DLC register 12	DLCR12	R/W	XXXXB		
001А7Ан			D 44/	~~~~		
001A7Bн	DLC register 13	DLCR13	R/W	XXXXB		
001A7Cн			D 444			
001A7Dн	DLC register 14	DLCR14	R/W	XXXXB		
001A7Eн						
001A7Fн	DLC register 15	DLCR15	R/W	XXXXв		
001A80н to 001A87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB		



Address	Register	Abbreviation	Access	Initial Value
001А88н to 001А8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB
001А90н to 001А97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB
001А98н to 001А9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB
001AA0н to 001AA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB
001АА8н to 001ААFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB
001AB0н to 001AB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXB
001AB8н to 001ABFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB
001AC0н to 001AC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB
001AC8н to 001ACFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB
001AD0н to 001AD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXB
001AD8н to 001ADFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXB to XXXXXXXB
001АЕ0н to 001АЕ7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXB
001АЕ8н to 001АЕFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXB
001AF0н to 001AF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXB
001AF8н to 001AFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXB

■ INTERRUPT SOURCE, INTERRUPT VECTOR, AND INTERRUPT CONTROL REGISTER

	El ² OS	Interru	pt vector	Interrupt control register		
Interrupt source	clear	Number	Address	Number	Address	
Reset	N/A	# 08	FFFFDC _H			
INT9 instruction	N/A	# 09	FFFFD8H			
Exception	N/A	# 10	FFFFD4H			
CAN RX	N/A	# 11	FFFFD0H		0000000	
CAN TX/NS	N/A	# 12	FFFFCC _H	ICR00	0000В0н	
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8H		0000004	
Time Base Timer	N/A	# 14	FFFFC4H	ICR01	0000B1н	
16-bit Reload Timer 0	*1	# 15	FFFFC0H		0000000	
8/10-bit A/D Converter	*1	# 16	FFFFBCH	ICR02	0000В2н	
16-bit Free-run Timer	N/A	# 17	FFFFB8H		0000000	
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4H	ICR03	0000ВЗн	
Serial I/O	*1	# 19	FFFFB0H	ICR04	0000004	
External Interrupt (INT4/INT5)	*1	# 20	FFFFAC H	10K04	0000B4н	
Input Capture 0	*1	# 21	FFFFA8H	ICR05	0000B5н	
8/16-bit PPG 0/1	N/A	# 22	FFFFA4H	ICRUD	UUUUDJH	
Output Compare 0	*1	# 23	FFFFA0H	ICR06	0000В6н	
8/16-bit PPG 2/3	N/A	# 24	FFFF9CH	ICRUO		
External Interrupt (INT6/INT7)	*1	# 25	FFFF98н	ICR07	0000 В7 н	
Input Capture 1	*1	# 26	FFFF94н			
8/16-bit PPG 4/5	N/A	# 27	FFFF90H	ICR08	000088	
Output Compare 1	*1	# 28	FFFF8CH	ICRUO	0000B8н	
8/16-bit PPG 6/7	N/A	# 29	FFFF88H	ICR09	0000В9н	
Input Capture 2	*1	# 30	FFFF84н	10109	0000094	
8/16-bit PPG 8/9	N/A	# 31	FFFF80н	ICR10	0000ВАн	
Output Compare 2	*1	# 32	FFFF7CH		UUUUDAH	
Input Capture 3	*1	# 33	FFFF78н	ICR11	0000BBн	
8/16-bit PPG A/B	N/A	# 34	FFFF74н		UUUUBBH	
Output Compare 3	*1	# 35	FFFF70н	ICR12	0000BCн	
16-bit Reload Timer 1	*1	# 36	FFFF6CH		UUUUBCH	
UART 0 RX	*2	# 37	FFFF68н		000080	
UART 0 TX	*1	# 38	FFFF64н	ICR13	0000BDн	
UART 1 RX	*2	# 39	FFFF60H			
UART 1 TX	*1	# 40	FFFF5CH	ICR14	0000BEн	
Flash Memory	N/A	# 41	FFFF58н			
Delayed interrupt	N/A	# 42	FFFF54H	ICR15	0000BFн	



*1: The interrupt request flag is cleared by the El²OS interrupt clear signal.

*2: The interrupt request flag is cleared by the El²OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the EI²OS interrupt clear signal.

- Notes: For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
 - At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
 - If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control
 register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor
 which should be unique for each interrupt source. For this reason, when one interrupt source uses the
 El²OS, the other interrupt should be disabled.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Deveneter	Cumb al	Rat	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	$AV_{CC} \ge AVRH/L,$ $AVRH \ge AVRL$ *1
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vi	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum Clamp Current	CLAMP	-2.0	2.0	mA	*6
Maximum Total Clamp Current	∑ Iclamp		20	mA	*6
"L" level Max. output current	OL1	_	15	mA	Normal output *3
"L" level Avg. output current	OLAV1	_	4	mA	Normal output, average value *4
"L" level Max. output current	OL2	_	40	mA	High current output *3
"L" level Avg. output current	OLAV2	—	30	mΑ	High current output, average value *4
"L" level Max. overall output current	∑lol1	—	100	mA	Total normal output
"L" level Max. overall output current	∑lol2	—	330	mΑ	Total high current output
"L" level Avg. overall output current	\sum IOLAV1		50	mA	Total normal output, average value *5
"L" level Avg. overall output current	\sum Iolav2		250	mA	Total high current output, average value *5
"H" level Max. output current	Он1		-15	mA	Normal output *3
"H" level Avg. output current	OHAV1	_	-4	mΑ	Normal output, average value *4
"H" level Max. output current	ОН2	_	-40	mA	High current output *3
"H" level Avg. output current	OHAV2	_	-30	mA	High current output, average value *4
"H" level Max. overall output current	∑Іон1	—	-100	mΑ	Total normal output
"H" level Max. overall output current	∑Іон₂	—	-330	mA	Total high current output
"H" level Avg. overall output current	∑Iohav1	—	-50	mA	Total normal output, average value *5
"H" level Avg. overall output current	∑Іона∨2		-250	mA	Total high current output, average value *5
Power consumption	Po	_	500	mW	MB90F598G
	ΓD		400	mW	MB90598G
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1: AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall never exceed AVRH.

*2: VI and Vo should not exceed Vcc + 0.3V. VI should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.

*3: The maximum output current is a peak value for a corresponding pin.


*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.



(Continued)

- *6: Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits :



Note: Average output current = operating current \times operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Conditions


(Vss = AVss = 0.0 V)

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Remarks
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation
Fower supply voltage	AVcc	3.0		5.5	V	Maintains RAM data in stop mode
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*
Operating temperature	TA	-40		+85	°C	

*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

	•		(Vcc = 5.0 V±1	0%, Vss =	= AVss = Value	x = -40	[°] C to +85 °C)	
Parameter	Sym- bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	VIHS	CMOS hysteresis input pin		0.8 Vcc		Vcc +0.3	V	
Input H voltage	VIHM	MD input pin		Vcc – 0.3		Vcc +0.3	V	
	Vils	CMOS hysteresis input pin	_	Vss – 0.3		0.2 Vcc	V	
Input L voltage	VILM	MD input pin	_	Vss – 0.3		Vss +0.3	V	
Output H	Vон1	Output pins except P70 to P87	Vcc = 4.5 V, Іон1 = -4.0 mA	Vcc – 0.5	_	_	V	
voltage	Vон2	P70 to P87	Vcc = 4.5 V, Іон2 = -30.0 mA	Vcc – 0.5	_	_	V	
Output L	Vol1	Output pins except P70 to P87	Vcc = 4.5 V, lol1 = 4.0 mA	_	_	0.4	V	
voltage	Vol2	P70 to P87	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	
Input leak current	lι∟		Vcc = 5.5 V, Vss < Vı < Vcc	-5	_	5	μA	
	lcc		Vcc = 5.0 V±10%, Internal frequency:		35	60	mA	MB90598G
			16 MHz, At normal operating	—	40	60	mA	MB90F598G
	lccs		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep	_	11	18	mA	
Power supply current *	Істѕ	Vcc	Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode	_	0.3	0.6	mA	
	Іссн		$V_{CC} = 5.0 V \pm 10\%,$ At stop, $T_A = 25^{\circ}C$			20	μA	
	Іссн2		Vcc = 5.0 V±10%, At Hardware stand-			20	μA	MB90598G
			by mode, T _A = 25°C	—	50	100	μΑ	MB90F598G

(Continued)

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$								
Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks
				Min	Тур	Max	Unit	Remarks
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87	_	_	5	15	pF	
		P70 to P87	_	—	15	30	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	_	25	50	100	kΩ	


*: The power supply current testing conditions are when using the external clock.


4. AC Characteristics

(1) Clock Timing


(1) electric timing			(Vcc = \$	5.0 V±10	%, Vss =	= AVss =	= 0.0 V, T _A = -40 °C to +85 °C)
Parameter	Symbol	Pin name	Value			Unit	Remarks
Falameter	Symbol			Тур	Max	Unit	Reliaiks
Oscillation frequency	fc	X0, X1	3	—	5	MHz	When using oscillation circuit
Oscillation cycle time	t CYL	X0, X1	200	—	333	ns	When using oscillation circuit
External clock frequency	fc	X0, X1	3	—	16	MHz	When using external clock
External clock cycle time	t CYL	X0, X1	62.5	—	333	ns	When using external clock
Frequency deviation with PLL *	Δf	—		_	5	%	
Input clock pulse width	Рwн, Pwl	X0	10	_		ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	tcr, tcf	X0		—	5	ns	When using external clock
Machine clock frequency	fср	—	1.5	—	16	MHz	
Machine clock cycle time	tср	—	62.5	—	666	ns	
Flash Read cycle time	t CYL	—	_	2*tcp	_	ns	When Flash is accessed via CPU

*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







• Example of Oscillation circuit




FU

TSU





AC characteristics are set to the measured reference voltage values below.



(2) Reset and Hardware Standby Input


			$(Vcc = 5.0 V \pm 10\%, V)$	ss = AVs	s = 0.0	V, $T_A = -40 ^{\circ}C$ to +85 $^{\circ}C$)
Parameter	Symbol	Pin name	Value			Remarks
Falameter	Symbol	Finnanie	Min	Max	Unit	Remarks
			16 t _{CP} *1	—	ns	Under normal operation
Reset input time	t rstl	RST	Oscillation time of oscillator ^{*2} + 16 t_{CP}^{*1}	_	ms	In stop mode
			16 tcp*1		ns	Under normal operation
Hardware standby input time	t HSTL	HST	Oscillation time of oscillator ^{*2} + 16 t_{CP}^{*1}	_	ms	In stop mode

~ ,

*1: "tcp" represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.




(3)Power On Reset

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text$								
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks	
Falameter	Symbol		Condition	Min	Мах	Unit	iteliidi k5	
Power on rise time	tR	Vcc		0.05	30	ms	*	
Power off time	toff	Vcc		50		ms	Due to repetitive operation	

*: Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.




(4) UART0/1, Serial I/O Timing


	2	(Vcc = \$	5.0 V±10%, Vss = AVs	s = 0.0	V, T _A =	-40 °C	to +85 °C
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Falance			Condition	Min	Max	Onit	IVEIII al KS
Serial clock cycle time	tscyc	SCK0 to SCK2		8 t CP		ns	
$SCK \downarrow \Rightarrow SOT$ delay time	t slov	SCK0 to SCK2, SOT0 to SOT2	Internal clock oper-	-80	80	ns	
Valid SIN \Rightarrow SCK \uparrow	tıvsн	SCK0 to SCK2, SIN0 to SIN2	ation output pins are $C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	100	_	ns	
$SCK \uparrow \Rightarrow Valid \; SIN \; hold \; time$	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK2		4 t CP		ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2		4 t CP		ns	
SCK $\downarrow \Rightarrow$ SOT delay time	t slov	SCK0 to SCK2, SOT0 to SOT2	External clock oper- ation output pins are	_	150	ns	
$Valid\;SIN\;\RightarrowSCK\;\uparrow$	tıvsн	SCK0 to SCK2, SIN0 to SIN2	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	60	—	ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • AC characteristic in CLK synchronized mode.

• CL is load capacity value of pins when testing.


• tcp (external operation clock cycle time) : see (1) Clock timing.






(5) Timer Input Timing

			$(Vcc = 5.0 V \pm 10)$	0%, Vss = A∖	′ss = 0.0 V, ⊺	「A = −40) °C to +85 °C)
Parameter	Svmbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol		Condition	Min	Max	Unit	
Input pulse width	tтıwн	TIN0, TIN1		4 tcp		ns	
	t⊤ıw∟	IN0 to IN3		ICP		115	




(6) Trigger Input Timing

			(Vcc :	= 5.0 V±10%	6, Vss = AVs	s = 0.0	V, $T_A = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$	
Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks	
Farameter	Symbol	Fin name	Condition	Min	Мах	Unit	Rellidiks	
Input pulse width	t trgh	INT0 to		5 t _{CP}	_	ns	Under normal operation	
	t trgl	INT7, ADTG	—	1		μs	In stop mode	



(7) Slew Rate High Current Outputs (MB90598G, MB90F598G only)

			$Vcc = 5.0 V \pm$:10 %, V s	s = AVss =	= 0.0 V, T	A = −40	°C to +85 °C)
Parameter	arameter Symbol Pin name		Condition		Value	Unit	Remarks	
Farameter 5	Symbol	i in name	Condition	Min	Тур	Max	Unit	itema ka
Output Rise/Fall time	tr2 tF2	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



Parameter	Sym-	Pin name		Unit	Remarks		
Parameter	bol	Pin name	Min	Min Typ		Unit	Remarks
Resolution	_	—			10	bit	
Conversion error		—		_	±5.0	LSB	
Nonlinearity error		—		_	±2.5	LSB	
Differential linearity error	_	—		_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL – 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	Vfst	AN0 to AN7	AVRH – 6.5 LSB	AVRH – 1.5 LSB	AVRH + 1.5 LSB	V	
Conversion time		—		352tcp	—	ns	
Sampling time		—		64tcp	—	ns	
Analog port input current	AIN	AN0 to AN7	-10	_	10	μΑ	
Analog input voltage range	VAIN	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage range		AVRH	AVRL + 3.0	_	AVcc	V	
Relefence voltage fange		AVRL	0	_	AVRH – 3.0	V	
Power supply current	A	AVcc	_	5	_	mA	
	Іан	AVcc	_	-	5	μΑ	*
	IR	AVRH	_	400	600	μΑ	MB90V595G MB90F598G
Reference voltage current				140	600	μΑ	MB90598G
	IRH	AVRH	_	—	5	μΑ	*
Offset between input chan- nels	_	AN0 to AN7	_	_	4	LSB	

*: When not operating A/D converter, this is the current ($V_{CC} = AV_{CC} = AVRH = 5.0$ V) when the CPU is stopped.


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,: • Output impedance values of the external circuit of $15 \text{ k}\Omega$ or lower are recommended.

• When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



• Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.





8. Flash memoryErase and programming performance


Parameter	Condition	Value Min Typ Max		Unit	Remarks		
Farameter	Condition			Onit			
Sector erase time			1	15	S	MB90F598G	Excludes 00H programming prior erasure
Chip erase time	$T_A = +25 \ ^{\circ}C,$ $V_{CC} = 5.0 \ V$		5	_	S	MB90F598G	Excludes 00H programming prior
Word (16-bit) programming time			16	3600	μs	MB90F598G	Excludes system-level overhead
Erase/Program cycle		10000			cycle		

























• Supply Current













■ ORDERING INFORMATION

Part number	Package	Remarks
MB90598GPF MB90F598GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


■ MAIN CHANGES IN THIS EDITION


Page	Section	Change Results
_	_	Deleted the old products, MB90598, MB90F598, and MB90V595.
_	—	Changed the series name; MB90595/595G series
_		Changed the following erroneous name. I/O timer \rightarrow 16-bit Free-run Timer
5	■ PRODUCT LINEUP	One of Standby mode name is changed. Clock mode \rightarrow Watch mode
11	■ I/O CIRCUIT TYPE	Changed Pull-down resistor value of circuit type H. 50 $\Omega \rightarrow$ 50 $k\Omega$
37	ELECTRICAL CHARACTERISTICS4. AC Characteristics	Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing
39		Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc \rightarrow 0.2 Vcc
44	■ ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the items of "Zero transition voltage" and "Full scale transition voltage".

The vertical lines marked in the left side of the page show the changes.

DS07-13705-7E







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.