

0755

EUP3485

0755-8301 8377 企业QQ 23556 33399



4A, 18V, 500KHz Synchronous Step-Down Converter

DESCRIPTION

The EUP3485 is a 500KHz fixed frequency synchronous current mode buck regulator. The device integrates both 110m Ω high-side switch and 30m Ω low-side switch that provide 4A of continuous load current over a wide operating input voltage of 4.5V to 18V. The internal synchronous power switch increases efficiency and eliminates the need for an external Schottky diode. Current mode control provides fast transient response and cycle-by-cycle current limit.

The EUP3485 features short circuit and thermal protection circuits to increase system reliability. In shutdown mode, the supply current drops below $1\mu A$. The EUP3485 is available in SOP-8 package with an exposed pad.

K-LITES

FEATURES

- 4A Continuous Output Current
- 100ns Minimum On Time
- Integrated $110m\Omega$ High-side Switch
- Integrated 30mΩ Low-side Switch
- Wide 4.5V to 18V Operating Input Range
- Output Adjustable from 0.8V
- Fixed 500KHz Switching Frequency
- Sync from 300KHz to 2MHz External Clock
- Internal Compensation
- Internal Soft-Start
- <1µA Shutdown Current
- Thermal Shutdown and Over current Protection
- Input Under Voltage Lockout
- Available in SOP-8 (EP) Package
- RoHS Compliant and 100% Lead(Pb)-Free Halogen-Free

APPLICATIONS

- Distributed Power Systems
- Networking Systems
- Notebook Systems and I/O Power
- Flat Panel Television and Monitors
- Personal Video Recorders
- Digital Set Top Boxes

Typical Application Circuit





Pin Configurations



Pin Description

Number	Pin Name	Description		
1	IN	Power Input. IN supplies the power to the IC, as well as the step-down converter switches. Drive IN with a 4.5V to 18V power source. Bypass IN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See Input Capacitor.		
2,3	SW	Power Switching Output. SW is the switching node that supplies power to t output. Connect the output LC filter from SW to the output load.		
4	High-Side Gate Drive Boost Input. BST supplies the drive for the high-side N-Channel DMOS switch. Connect a 0.01μ F or greater capacitor from SW to BST to power the high side switch.			
5	EN/SYNC Enable Input. EN is a digital input that turns the regulator on or off. I to turn on the regulator; low to turn it off. Attach to IN with a $100k\Omega$ p for automatic startup. External clock can be applied to EN pin switching frequency.			
6 FB		Feedback Input. FB senses the output voltage and regulates it. Drive FB with a resistive voltage divider connected to it from the output voltage. To prevent current limit run away during a short circuit fault condition the frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 600mV.		
7	VCC	Bias Supply. Decouple with $0.1 \mu F$ or greater capacitor.		
8 9(Exposed Pad)	(Pad) GND System Ground. This pin is the reference ground of the regulated output voltage. Find this reason care must be taken in PCB layout. Suggested to be connected to GN with copper and vias.			



Ordering Information

Order Number	Package Type	Marking	Operating Temperature Range
EUP3485WIR1	SOP-8 (EP)	X xxxx P3485	-40 °C to +85°C



Block Diagram



Figure 3.



Absolute Maximum Ratings (1)

Supply Voltage (V _{IN})
EN Voltage (V _{EN})
Switch Voltages (V_{SW})
Bootstrap Voltage (V_{BST})
All Other Pins0.3V to +6V
Junction Temperature 150°C
Lead Temperature 260°C
Storage Temperature
Thermal Resistance: θ_{JA} (SOP-8_EP) 60°C /W
ESD Ratings: Human Body Mode ±2kV

Recommend Operating Conditions (2)

•	Input Voltage (V _{IN})		4.5V to 18V
•	Operating Temperatur	e Range	-40°C to +85°C

1-5

Note (1): Stress beyond those listed under "Absolute Maximum Ratings" may damage the device. Note (2): The device is not guaranteed to function outside the recommended operating conditions.

Electrical Characteristics

 $V_{IN}=12V$, $T_A=+25^{\circ}C$, unless otherwise specified.

Symbol	Paramatar	Conditions	EUP3485			Unit
Symbol	r ai ametei	Conditions	Min.	Тур.	Max.	Umt
I _{IN}	Supply Current(Shutdown)	V _{EN} =0V	5	0.1		μA
I _{IN}	Supply Current(Quiescent)	$V_{EN}=2V, V_{FB}=1V$		0.9		mA
R _{DSONH}	High-side Switch On Resistance	10 + 60.		110		mΩ
R _{DSONL}	Low-side Switch On Resistance	<i>40</i>		30		mΩ
SW_{LKG}	Switch Leakage	V _{EN} =0V, V _{SW} =0V or 12V		0	10	μA
I _{LIMIT}	Current Limit		4.6	6		А
F _{SW}	Oscillator Frequency	V _{FB} =0.75V	350	500	650	KHz
F _{FB}	Fold-back Frequency	V _{FB} =300mV		0.25		f_{sw}
D _{MAX}	Maximum Duty Cycle	V _{FB} =700mV	85	90		%
F _{SYNC}	Sync Frequency Range		0.3		2	MHz
V _{FB}	Feedback Voltage		788	808	828	mV
I _{FB}	Feedback Current	V _{FB} =800mV		10	50	nA
V _{ENL}	EN/SYNC Input Low Voltage				0.4	V
V _{ENH}	EN/SYNC Input High Voltage		2			V
т	EN Input Current	V _{EN} =2V		2		۸
IEN		V _{EN} =0V		0		μΑ
EN _{Td-off}	EN Turn Off Delay			8		μs
V _{UVLO}	V _{IN} Under Voltage Lockout Threshold Rising		3.8	4.0	4.2	V
V _{UVLO HYS}	V _{IN} Under Voltage Lockout Threshold Hysteresis			0.9		V
V _{CC}	VCC Regulator			5		V
	VCC Load Regulation	I _{CC} =5mA		5		%
T _{SD}	Thermal Shutdown			170		°C
T _{SDHYS}	Thermal Shutdown Hysteresis			20		°C

Typical Performance Characteristics

 $C_{IN} = 22\mu F$, $C_{OUT} = 47\mu F$, $L = 2.2\mu H$, $T_A = +25^{\circ}C$, unless otherwise noted.





Typical Performance Characteristics(continued)

 $C_{IN} = 22\mu$ F, $C_{OUT} = 47\mu$ F, $L = 2.2\mu$ H, $T_A = +25$ °C, unless otherwise noted.





Typical Performance Characteristics(continued)

 C_{IN} = 22µF, C_{OUT} = 47µF, L= 2.2µH, T_A =+25°C, unless otherwise noted.





Typical Performance Characteristics(continued)

 C_{IN} = 22 μ F, C_{OUT} = 47 μ F, L= 2.2 μ H, T_A =+25 °C,unless otherwise noted.



THITE COR

Functional Description

The EUP3485 regulates input voltages from 4.5V to 18V down to an output voltage as low as 0.8V, and supplies up to 4A of load current.

The EUP3485 uses a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 90% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off.

Application Information

Setting the Output Voltage

The output voltage is set using a resistive voltage divider connected from the output voltage to FB (see Figure 1.). The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$\mathbf{V}_{\mathrm{FB}} = \mathbf{V}_{\mathrm{OUT}} \, \frac{\mathbf{R}_2}{\mathbf{R}_1 + \mathbf{R}_2}$$

Thus the output voltage is:

$$V_{OUT} = 0.808 \times \frac{R_1 + R_2}{R_2}$$

The feedback resistor R_1 also sets the feedback loop bandwidth with the internal compensation capacitor. Choose R_1 for optimal transient response. R_2 is then given by:

$$\mathbf{R}_2 = \frac{\mathbf{R}_1}{\frac{\mathbf{V}_{\text{OUT}}}{0.808 \mathbf{V}} - 1}$$

Table 1. Recommended Divider Resistor Selection:

$V_{OUT}(V)$	$\mathbf{R}_{1}\left(\mathbf{k}\Omega\right)$	$R_2(k\Omega)$
1.2	60.4	124
1.8	60.4	48.7
2.5	60.4	28.7
3.3	100	32.4
5	150	28.7

Inductor

The inductor is required to supply constant current to the load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will in turn results in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining inductance is to allow the peak-to-peak ripple current to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit.

The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_{s} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$

Where V_{OUT} is the output voltage, V_{IN} is the input voltage, f_S is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current, calculated by:

$$\mathbf{I}_{\text{LP}} = \mathbf{I}_{\text{LOAD}} + \frac{\mathbf{V}_{\text{OUT}}}{2 \times f_{\text{S}} \times L} \times (1 - \frac{\mathbf{V}_{\text{OUT}}}{\mathbf{V}_{\text{IN}}})$$

Where I_{LOAD} is the load current.

The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI constraints.

Optional Schottky Diode

During the transition between the high-side switch and low-side switch, the body diode of the low-side power MOSFET conducts the inductor current. The forward voltage of this body diode is high. An optional Schottky diode may be paralleled between the SW pin and GND pin to improve overall efficiency.

Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors will also suffice. Choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{\text{CIN}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, where $IC_{IN} = I_{LOAD}/2$. For simplification, use an input capacitor with a RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small high quality ceramic capacitor, i.e. 0.1μ F, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple for low ESR capacitors can be



一级代理:深圳市四海恒通科技有限公司 Tel: 0755-8398 3377 / 135 9011 2223 http://www.gofotech.com EUP3485

estimated by:

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{C_{\rm IN} \times f_{\rm S}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$

where C_{IN} is the input capacitor value. For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

Output Capacitor

The output capacitor (C_{OUT}) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{s}} \times C_{\text{OUT}}})$$

Where C_{OUT} is the output capacitance value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance which is the main cause for the output voltage ripple. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$

When using tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{S} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The EUP3485 can be optimized for a wide range of capacitance and ESR values.

PCB Layout Guide

PCB layout is very important to achieve stable operation. Please follow these guidelines.

- 1) Keep the connection of input ground and GND pin as short and wide as possible.
- 2) Keep the connection of anode of input capacitor and IN pin as short and wide as possible.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.

EUTECH

Packaging Information

SOP-8 (EP)





	MILLIMETERS		INCH	ES	
SYMBOLS					
	MIN.	MAX.	MIN.	MAX.	
А	1.35	1.75	0.053	0.069	
A1	0.10	0.25	0.004	0.010	
D	4.90		0.193		
E1	3.90		0.153		
D1	2.97		0.1	17	
E2	2.18		0.0	86	
Е	5.80	6.20	0.228	0.244	
L	0.40	1.27	0.016	0.050	
b	0.31	0.51	0.012	0.020	
е	1.27		0.0	50	