

# Low Capacitance, Low Charge Injection, $\pm 15 \text{ V/} + 12 \text{ V}$ iCMOS Quad SPST Switches

### **Data Sheet**

# ADG1211/ADG1212/ADG1213

#### **FEATURES**

1 pF off capacitance
2.6 pF on capacitance
<1 pC charge injection
33 V supply range
120 Ω on resistance
Fully specified at ±15 V, +12 V
No VL supply required
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP and 16-lead LFCSP
Typical power consumption: <0.03 μW

#### **APPLICATIONS**

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Video signal routing
Communication systems

#### **GENERAL DESCRIPTION**

The ADG1211/ADG1212/ADG1213 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS\* (industrial CMOS) process. *i*CMOS is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make the parts suitable for video signal switching.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

The ADG1211/ADG1212/ADG1213 contain four independent single-pole/single-throw (SPST) switches. The ADG1211 and ADG1212 differ only in that the digital control logic is inverted. The ADG1211 switches are turned on with Logic 0 on the appropriate control input, while Logic 1 is required for the ADG1212. The ADG1213 has two switches with digital control logic similar to that of the ADG1211; the logic is inverted on the other two switches. The ADG1213 exhibits break-beforemake switching action for use in multiplexer applications.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

#### **PRODUCT HIGHLIGHTS**

- Ultralow capacitance.
- 2. <1 pC charge injection.
- 3. 3 V logic-compatible digital inputs:  $V_{IH} = 2.0 \text{ V}$ ,  $V_{IL} = 0.8 \text{ V}$ .
- 4. No V<sub>L</sub> logic power supply required.
- 5. Ultralow power dissipation: <0.03 μW.
- 6. 16-lead TSSOP and 3 mm  $\times$  3 mm LFCSP packages.

# **Data Sheet**

# **TABLE OF CONTENTS**

7/05—Revision 0: Initial Version

Specifications
Dual Supply 3
Single Supply5
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions7
REVISION HISTORY
8/12—Rev. A to Rev. B
8/12—Rev. A to Rev. B         Changes to Table 1       3         Changes to Table 2       5         Change to Table 6       7         Updated Outline Dimensions       14         Changes to Ordering Guide       15
Changes to Table 1       3         Changes to Table 2       5         Change to Table 6       7         Updated Outline Dimensions       14

Terminology	8
Typical Performance Characteristics	9
Test Circuits	12
Outline Dimensions	14
Ordering Guide	15

## **SPECIFICATIONS**

### **DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Table 1.		Y Version <sup>1</sup>			
Parameter	25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{DD}}toV_{\text{SS}}$	V	
On Resistance (RoN)	120			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$ ; see Figure 20
	190	230	260	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	2.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
	6	10	11	Ω max	
On Resistance Flatness (RFLAT(ON))	20			Ωtyp	$V_S = -5 \text{ V/0 V/+5 V; } I_S = -1 \text{ mA}$
	57	72	79	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.02			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 21}$
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 21}$
5	±0.1	±0.6	±1	nA max	v <sub>3</sub> = ±10 v <sub>1</sub> v <sub>2</sub> = 110 v <sub>1</sub> see Figure 21
Channel On Leakage, ID, Is (On)	±0.02	±0.0	<u> </u>	nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 22
charmer on Leanage, 15, 13 (on,	±0.1	±0.6	±1	nA max	vs vs =10 v, see rigate =2
DIGITAL INPUTS	20.1	±0.0	<u>-</u> '	Tirktifiax	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, link or linh	0.005		0.0	μA typ	V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>
input current, fine of fine	0.003		±0.1	μA max	VIIV — VIIVE OI VIIVE
Digital Input Capacitance, C <sub>IN</sub>	2.5		Ξ0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>	2.3			p. 0p	
ton	110			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
CON	130	160	195	ns max	V <sub>s</sub> = 10 V; see Figure 23
toff	85			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
COT	115	130	150	ns max	V <sub>s</sub> = 10 V; see Figure 23
Break-Before-Make Time Delay, t <sub>D</sub>	25	.55	.50	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1213 Only)			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 24
Charge Injection	-0.3			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 25
Off Isolation	80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
Channel-to-Channel Crosstalk	90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 \text{ k}\Omega$ , 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz
–3 dB Bandwidth	1000			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
C <sub>s</sub> (Off)	0.9			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
	1.1			pF max	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	1			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
• •	1.2			pF max	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>S</sub> (On)	2.6			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
	3			pF max	$V_{S} = 0 \text{ V, } f = 1 \text{ MHz}$

		Y Version <sup>1</sup>			
Parameter	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
$I_{DD}$	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1.0	μA max	
$I_{DD}$	220			μA typ	Digital inputs = 5 V
			380	μA max	
I <sub>SS</sub>	0.001			μA typ	Digital inputs = $0 \text{ V}$ or $V_{DD}$
			1.0	μA max	
I <sub>SS</sub>	0.001			μA typ	Digital inputs = 5 V
			1.0	μA max	
VDD/VSS			±4.5/±16.5	V min/max	

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

#### **SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	Y Version <sup>1</sup> -40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH	25 C	+65 C	+125 C	Onit	rest Conditions/Comments
			0.1/+1/		
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	300			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -1 \text{ mA}; \text{ see Figure } 20$
	475	567	625	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	4.5			Ω typ	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$
	12	26	27	Ω max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	60			Ωtyp	$V_S = 3 \text{ V/6 V/9 V, } I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 21}$
3,7,	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 21}$
2.2 3 Leanage, 10 (311)	±0.02	±0.6	±1	nA max	13 . 17.10 17.15 10 17.1 17.3cc 11guic 21
Channel On Leakage, ID, Is (On)	±0.02	±0.0	±1	nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V; see Figure } 22$
Charmer On Leakage, 10, 15 (OH)	±0.02 ±0.1	±0.6	1	nA max	vs = vb = 1 v or 10 v, see Figure 22
DICITAL INIDI ITC	±0.1	±0.0	±1	TIA IIIax	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			8.0	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	130			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	170	210	240	ns max	$V_s = 8 \text{ V}$ ; see Figure 23
toff	95			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	120	145	180	ns max	$V_s = 8 \text{ V}$ ; see Figure 23
Break-Before-Make Time Delay, t₀	50			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1213 Only)			10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 24
Charge Injection	0		10		$V_S = 6 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 25
Off Isolation	80			pC typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
				dB typ	
Channel-to-Channel Crosstalk	90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
–3 dB Bandwidth	900			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
C <sub>S</sub> (Off)	1.2			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
	1.4			pF max	$V_S = 6 V, f = 1 MHz$
C <sub>D</sub> (Off)	1.3			pF typ	$V_s = 6 \text{ V}, f = 1 \text{ MHz}$
	1.5			pF max	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
$C_D$ , $C_S$ (On)	3.2			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
	3.9			pF max	$V_S = 6 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS	1			·	$V_{DD} = 13.2 \text{ V}$
IDD	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
•00	0.001		1.0	μA max	2.3.3
l	220		1.0	-	Digital inputs = 5 V
I <sub>DD</sub>	220		1.0	μA typ	Digital iliputs = 5 v
V00			1.0	μA max	V OVICND OVI
VDD			5/165	V min/max	$V_{SS} = 0 \text{ V, GND} = 0 \text{ V}$

 $<sup>^{1}</sup>$  Temperature range for Y version is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

<sup>&</sup>lt;sup>2</sup> Guaranteed by design, not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

1 autc 3.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	−0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	GND – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	25 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (4-Layer Board)	112°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	72.7°C/W
Reflow Soldering Peak Temperature, Pb free	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

Table 4. ADG1211/ADG1212 Truth Table

ADG1211 INx	ADG1212 INx	Switch Condition	
0	1	On	
1	0	Off	

Table 5. ADG1213 Truth Table

ADG1213 INx	Switch 1, 4	Switch 2, 3
0	Off	On
1	On	Off

 $<sup>^{\</sup>rm 1}$  Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

**Table 6. Pin Function Descriptions** 

P	Pin No.		
TSSOP	LFCSP	Mnemonic	Description
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. Can be an input or output.
3	1	S1	Source Terminal. Can be an input or output.
4	2	Vss	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal. Can be an input or output.
7	5	D4	Drain Terminal. Can be an input or output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. Can be an input or output.
11	9	S3	Source Terminal. Can be an input or output.
12	10	NC	No Internal Connection.
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.
14	12	S2	Source Terminal. Can be an input or output.
15	13	D2	Drain Terminal. Can be an input or output.
16	14	IN2	Logic Control Input.

### **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $I_{SS}$ 

The negative supply current.

 $V_D(V_S)$ 

The analog voltage on Terminals D and S.

 $R_{ON}$ 

The ohmic resistance between D and S.

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

The channel leakage current with the switch on.

 $\mathbf{V}_{\text{INL}}$ 

The maximum input voltage for Logic 0.

 $\mathbf{V}_{\text{INH}}$ 

The minimum input voltage for Logic 1.

 $I_{INL}$  ( $I_{INH}$ )

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

#### $C_D$ , $C_S$ (On)

The on switch capacitance, measured with reference to ground.

#### CIN

The digital input capacitance.

ton

The delay between applying the digital control input and the output switching on. See Figure 23.

toff

The delay between applying the digital control input and the output switching off. See Figure 23.

#### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Off Isolation

A measure of unwanted signal coupling through an off switch.

#### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Bandwidth

The frequency at which the output is attenuated by 3 dB.

#### On Response

The frequency response of the on switch.

#### **Insertion Loss**

The loss due to the on resistance of the switch.

#### THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




Figure 9. Leakage Currents as a Function of Temperature, Dual Supply




Figure 10. Leakage Currents as a Function of Temperature, Single Supply




Figure 11. I<sub>DD</sub> vs. Logic Level




Figure 12. Charge Injection vs. Source Voltage




Figure 13. T<sub>ON</sub>/T<sub>OFF</sub> Times vs. Temperature




Figure 14. Off Isolation vs. Frequency




Figure 15. Crosstalk vs. Frequency




Figure 16. On Response vs. Frequency




Figure 17. THD + N vs. Frequency




Figure 18. Capacitance vs. Source Voltage, Dual Supply




Figure 19. Capacitance vs. Source Voltage, Single Supply

### **TEST CIRCUITS**




Figure 20. On Resistance




Figure 21. Off Leakage





Figure 22. On Leakage







Figure 23. Switching Times







Figure 24. Break-Before-Make Time Delay






Figure 25. Charge Injection




Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Bandwidth






Figure 29. THD + Noise

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 30. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



\*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-2 EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 31. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 3 mm × 3 mm Body, Very Thin Quad (CP-16-3) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
ADG1211YRUZ	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1211YRUZ-REEL	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1211YRUZ-REEL7	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1211YCPZ-500RL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S07
ADG1211YCPZ-REEL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S07
ADG1212YRUZ	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1212YRUZ-REEL	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1212YRUZ-REEL7	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1212YCPZ-500RL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S08
ADG1212YCPZ-REEL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S08
ADG1213YRUZ	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1213YRUZ-REEL	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1213YRUZ-REEL7	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16	
ADG1213YCPZ-500RL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S09
ADG1213YCPZ-REEL7	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-3	S09

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

**Data Sheet** 

**NOTES**