

# MM74HC4020 • MM74HC4040 14-Stage Binary Counter • 12-Stage Binary Counter



April 1998

## MM74HC4020 • MM74HC4040

### 14-Stage Binary Counter • 12-Stage Binary Counter

#### General Description

The MM54HC4020/MM74HC4020, MM54HC4040/MM74HC4040, are high speed binary ripple carry counters. These counters are implemented utilizing advanced silicon-gate CMOS technology to achieve speed performance similar to LS-TTL logic while retaining the low power and high noise immunity of CMOS.


The 'HC4020 is a 14 stage counter and the 'HC4040 is a 12-stage counter. Both devices are incremented on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input.

These devices are pin equivalent to the CD4020 and CD4040 respectively. All inputs are protected from damage due to static discharge by protection diodes to V<sub>CC</sub> and ground.


#### Features

- Typical propagation delay: 16 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum (74HC Series)
- Output drive capability: 10 LS-TTL loads

#### Connection Diagrams



DS005216-1



DS005216-3

Order Number MM54HC4020/4040 or MM74HC4020/4040

Absolute Maximum Ratings (Notes 2, 1)				Operating Conditions				
					Min	Max	Units	
Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V			Supply Voltage ( $V_{CC}$ )	2	6	V	
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}+1.5V$			DC Input or Output Voltage	0	$V_{CC}$	V	
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}+0.5V$			( $V_{IN}$ , $V_{OUT}$ )				
Clamp Diode Current ( $I_{CD}$ )	$\pm 20$ mA			Operating Temp. Range ( $T_A$ )				
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 25$ mA			MM74HC	-40	+85	°C	
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 50$ mA			MM54HC	-55	+125	°C	
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C			Input Rise or Fall Times				
Power Dissipation ( $P_D$ )				( $t_r$ , $t_f$ )				
(Note 3)	600 mW			$V_{CC}=2.0V$		1000	ns	
S.O. Package only	500 mW			$V_{CC}=4.5V$		500	ns	
Lead Temperature ( $T_L$ ) (Soldering 10 seconds)	260°C			$V_{CC}=6.0V$		400	ns	
DC Electrical Characteristics (Note 4)								
Symbol	Parameter	Conditions	$V_{CC}$	$T_A=25^\circ C$		$74HC$	$54HC$	Units
				Typ		$T_A=-40$ to $85^\circ C$	$T_A=-55$ to $125^\circ C$	
$V_{IH}$	Minimum High Level Input Voltage		2.0V	1.5	1.5	1.5		V
			4.5V	3.15	3.15	3.15		V
			6.0V	4.2	4.2	4.2		V
$V_{IL}$	Maximum Low Level Input Voltage (Note 5)		2.0V	0.5	0.5	0.5		V
			4.5V	1.35	1.35	1.35		V
			6.0V	1.8	1.8	1.8		V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V	2.0	1.9	1.9		V
			4.5V	4.5	4.4	4.4		V
			6.0V	6.0	5.9	5.9		V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \leq 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V	0	0.1	0.1		V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$	4.5V	0.2	.26	0.33	0.4	V
		$ I_{OUT}  \leq 5.2 \text{ mA}$	6.0V	0.2	.26	0.33	0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN}=V_{CC}$ or GND	6.0V		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0 \mu A$	6.0V		8.0	80	160	$\mu A$

**Note 1:** Maximum Ratings are those values beyond which damage to the device may occur.

**Note 2:** Unless otherwise specified all voltages are referenced to ground.

**Note 3:** Power Dissipation temperature derating — plastic "N" package: -12 mW/C from 65°C to 85°C; ceramic "J" package: -12 mW/C from 100°C to 125°C.

**Note 4:** For a power supply of 5V  $\pm 10\%$  the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}=5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

**Note 5:**  $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

## AC Electrical Characteristics

$V_{CC}=5V$ ,  $T_A=25^\circ C$ ,  $C_L=15\text{ pF}$ ,  $t_r=t_f=6\text{ ns}$

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Operating Frequency		50	30	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay Clock to Q	(Note 6)	17	35	ns
$t_{PLH}$	Maximum Propagation Delay Reset to any Q		16	40	ns
$t_{REM}$	Minimum Reset Removal Time		10	20	ns
$t_W$	Minimum Pulse Width		10	16	ns

## AC Electrical Characteristics



$V_{CC}=2.0V$  to  $6.0V$ ,  $C_L=50\text{ pF}$ ,  $t_r=t_f=6\text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A=25^\circ C$		$74HC$	$54HC$	Units
				Typ	Guaranteed Limits			
$f_{MAX}$	Maximum Operating Frequency		2.0V	10	6	5	4	MHz
			4.5V	40	30	24	20	MHz
			6.0V	50	35	28	24	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay Clock to Q <sub>1</sub>		2.0V	80	210	265	313	ns
			4.5V	21	42	53	63	ns
			6.0V	18	36	45	53	ns
$T_{PHL}, t_{PLH}$	Maximum Propagation Delay Between Stages from Q <sub>n</sub> to Q <sub>n+1</sub>		2.0V	80	125	156	188	ns
			4.5V	18	25	31	38	ns
			6.0V	15	21	26	31	ns
$t_{PLH}$	Maximum Propagation Delay Reset to any Q ('4020 and '4040)		2.0V	72	240	302	358	ns
			4.5V	24	48	60	72	ns
			6.0V	20	41	51	61	ns
$t_{REM}$	Minimum Reset Removal Time		2.0V		100	126	149	ns
			4.5V		20	25	50	ns
			6.0V		16	21	25	ns
$t_W$	Minimum Pulse Width		2.0V		90	100	120	ns
			4.5V		16	20	24	ns
			6.0V		14	18	20	ns
$t_{TLH}, t_{THL}$	Maximum Output Rise and Fall Time		2.0V	30	75	95	110	ns
			4.5V	10	15	19	22	ns
			6.0V	9	13	16	19	ns
$t_r, t_f$	Maximum Input Rise and Fall Time				1000	1000	1000	ns
					500	500	500	ns
					400	400	400	ns
$C_{PD}$	Power Dissipation Capacitance (Note 7)	(per package)		55				pF
$C_{IN}$	Maximum Input Capacitance			5	10	10	10	pF


Note 6: Typical Propagation delay time to any output can be calculated using:  $t_p = 17 + 12(N-1)\text{ ns}$ ; where N is the number of the output, Q<sub>N</sub>, at  $V_{CC}=5V$ .

Note 7:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D=C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S=C_{PD} V_{CC} f + I_{CC}$ .

## Logic Diagrams





## Timing Diagram




DS05216-11

**Physical Dimensions** inches (millimeters) unless otherwise noted



J14A (REV G)


Order Number MM54HC4020J, MM54HC4024J, MM54HC4040J,  
MM74HC4020J, MM74HC4024J, or MM74HC4040J  
Package J14A




J16A (REV L)

Order Number MM54HC4020J, MM54HC4024J, MM54HC4040J,  
MM74HC4020J, MM74HC4024J, or MM74HC4040J  
Package J16A

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Order Number MM74HC4020N, MM74HC4024N or MM74HC4040N  
Package N14A



Order Number MM74HC4020N, MM74HC4024N or MM74HC4040N  
Package N16E

## **MM74HC4020 • MM74HC4040 14-Stage Binary Counter • 12-Stage Binary Counter**

### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Fairchild Semiconductor  
Corporation  
Americas**  
Customer Response Center  
Tel: 1-888-522-5372

[www.fairchildsemi.com](http://www.fairchildsemi.com)

**Fairchild Semiconductor  
Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

**Fairchild Semiconductor  
Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852 2737-7200  
Fax: +852 2314-0061

**National Semiconductor  
Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179