

### Description

The  $\mu$ PD424263A/L and  $\mu$ PD42S4263A/L are fast-page dynamic RAMs with the write-per-bit option, organized as 262,144 words by 16 bits, and designed to operate from a single power supply.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

$\mu$ PD	Options
424263A	+5 V
424263L	+3.3 V
42S4263A	+5 V; self-refresh mode
42S4263L	+3.3 V; self-refresh mode

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by  $\overline{UCAS}$  and  $\overline{LCAS}$  independent of  $\overline{RAS}$ . After a valid read or read-modify-write cycle, upper or lower byte data is held on the outputs by maintaining  $\overline{UCAS}$  or  $\overline{LCAS}$  low. Data outputs return to high impedance when either  $\overline{UCAS}$  or  $\overline{LCAS}$  goes high. Fast-page read and write cycles can be executed by cycling  $\overline{UCAS}$  or  $\overline{LCAS}$ .

Refreshing may be accomplished by a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle (CBR) that internally generates the refresh address.  $\overline{RAS}$ -only refresh cycles will also refresh all memory locations.


The self-refresh mode is entered by holding  $\overline{RAS}$  low for longer than 100  $\mu$ s during a CBR cycle. Detection of this long  $\overline{RAS}$  time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.

### Features

- Byte read/write control with  $\overline{UCAS}$  and  $\overline{LCAS}$
- Write-per-bit option; independent write control on 16 I/O's
- Low power dissipation
- $\overline{CAS}$  before  $\overline{RAS}$  refreshing
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- Multiplexed row and column addresses
- 512 refresh cycles every 8 ms
- 40-pin SOJ, 40-pin ZIP, and 44/40-pin TSOP plastic packaging

### Pin Configurations


#### 40-Pin Plastic SOJ




## μPD424263A/L, 42S4263A/L

### Pin Configurations (cont)


#### 40-Pin Plastic ZIP



#### 44/40-Pin Plastic TSOP (Reverse Pinouts)



#### 44/40-Pin Plastic TSOP (Normal Pinouts)



### Pin Identification

A <sub>0</sub> - A <sub>8</sub>	Address inputs
I/O <sub>1</sub> - I/O <sub>16</sub>	Data inputs and outputs
LCAS, UCAS	Column address strobes
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
V <sub>CC</sub>	+5-volt or +3.3-volt power supply
NC	No connection

### Ordering Information, μPD424263A (+ 5-volt power)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424263ALE-60	60 ns	40 ns	20 ns	40-pin plastic SOJ
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD424263AV-60	60 ns	40 ns	20 ns	40-pin plastic ZIP
V-70	70 ns	45 ns		
V-80	80 ns	50 ns		
μPD424263AG5-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD424263AG5M-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, μPD424263L (+ 3.3-volt power)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424263LLE-A60	60 ns	40 ns	20 ns	40-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD424263LV-A60	60 ns	40 ns	20 ns	40-pin plastic ZIP
V-A70	70 ns	45 ns		
V-A80	80 ns	50 ns		
μPD424263LG5-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD424263LG5M-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		


**Ordering Information, μPD42S4263A (+ 5-volt power; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μPD42S4263ALE-60	60 ns	40 ns	20 ns	300 μA	40-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
μPD42S4263AV-60	60 ns	40 ns	20 ns	300 μA	40-pin plastic ZIP
V-70	70 ns	45 ns			
V-80	80 ns	50 ns			
μPD42S4263AG5-60	60 ns	40 ns	20 ns	300 μA	44/40-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns			
G5-80	80 ns	50 ns			
μPD42S4263AG5M-60	60 ns	40 ns	20 ns	300 μA	44/40-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns			
G5M-80	80 ns	50 ns			

**Ordering Information, μPD42S4263L (+ 3.3-volt power; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μPD42S4263LLE-A60	60 ns	40 ns	20 ns	100 μA	40-pin plastic SOJ
LE-A70	70 ns	45 ns			
LE-A80	80 ns	50 ns			
μPD42S4263LV-A60	60 ns	40 ns	20 ns	100 μA	40-pin plastic ZIP
V-A70	70 ns	45 ns			
V-A80	80 ns	50 ns			
μPD42S4263LG5-A60	60 ns	40 ns	20 ns	100 μA	44/40-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns			
G5-A80	80 ns	50 ns			
μPD42S4263LG5M-A60	60 ns	40 ns	20 ns	100 μA	44/40-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns			
G5M-A80	80 ns	50 ns			

### Block Diagram



8371-35498

### Truth Table


Function	RAS	LCAS	UCAS	WE	OE	I/O <sub>1</sub> - I/O <sub>8</sub>	I/O <sub>9</sub> - I/O <sub>16</sub>
Standby	H	X	X	X	X	High-Z	High-Z
Refresh cycle	L	H	H	X	X	High-Z	High-Z
Byte read cycle	L	L	H	H	L	Data output	High-Z
	L	H	L	H	L	High-Z	Data output
Word read cycle	L	L	L	H	L	Data output	Data output
	L	L	L	L	H	—	Data input
Byte write cycle	L	L	H	L	H	Data input	—
	L	H	L	L	H	—	Data input
Word write cycle	L	L	L	L	H	Data input	Data input
	L	L	L	H	H	High-Z	High-Z

X = don't care.

**Write-Per-Bit Option**

The write-per-bit option may be used to allow a write cycle to change any number of bits in the 16-bit word. The mask is loaded from the I/O lines at the falling edge of  $\overline{RAS}$  if  $\overline{WE} = V_{IL}$ . If the I/O line is high, then the corresponding bit will be written when the write cycle executes. If the I/O line is low, the bit does not change. A mask loaded during fast-page operation will remain set and active for each write cycle that executes while  $\overline{RAS}$  remains low. The mask may be changed only at the falling edge of  $\overline{RAS}$ .

**Comparison of Write-Per-Bit Cycle Versus Standard 16-Bit Write Cycle**



85Y1-01638

### Absolute Maximum Ratings

Voltage on any pin relative to GND	
5-volt devices	-1.0 to +7.0 V
3.3-volt devices	-0.5 to +4.6 V
Operating temperature, $T_{OPR}$	
	0 to +70°C
Storage temperature, $T_{STG}$	
	-55 to +125°C
Short-circuit output current, $I_{OS}$	
5-volt devices	50 mA
3.3-volt devices	20 mA
Power dissipation, $P_D$	
	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

### Capacitance

$T_A = 25^\circ\text{C}$ ;  $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I1}$	5	pF	Addresses
	$C_{I2}$	7	pF	LCAS, UCAS, WE, OE, RAS
Input/output capacitance	$C_O$	7	pF	I/O <sub>1</sub> - I/O <sub>16</sub>

### Recommended Operating Conditions

Parameter	Symbol	5-Volt Devices			3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	$V_{IH}$	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	$V_{IL}$	-1.0		0.8	-0.5		0.8	V
Supply voltage	$V_{CC}$	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	$T_A$	0		+70	0		+70	°C

### Self-Refresh Current

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5\text{ V} \pm 10\%$  (42S4263A) or  $+3.3\text{ V} \pm 0.3\text{ V}$  (42S4263L)

Symbol	42S4263A	42S4263L	Conditions
$I_{CC7}$	300 μA max	100 μA max	I/O pins: $V_{IH} \geq V_{CC} - 0.2\text{ V}$ ; $V_{IL} \leq 0.2\text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2\text{ V}$ ; $V_{IL} \leq 0.2\text{ V}$ or open. $t_{RAS} \geq 100\ \mu\text{s}$

## $\mu$ PD424263A/L, 42S4263A/L

### DC Characteristics; 5-Volt Devices

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5.0\text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}(\text{min}); I_O = 0\text{ mA}$
				300	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}; I_O = 0\text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	$\mu\text{A}$	$V_{IN} = 0\text{ V to } V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	$\mu\text{A}$	$D_{OUT}$ disabled; $V_{OUT} = 0\text{ V to } V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 4.2\text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -5\text{ mA}$

### DC Characteristics; 3.3-Volt Devices

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +3.3\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			500	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}(\text{min}); I_O = 0\text{ mA}$
				100	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}; I_O = 0\text{ mA}$
Input leakage current	$I_{I(L)}$	-5		5	$\mu\text{A}$	$V_{IN} = 0\text{ V to } V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-5		5	$\mu\text{A}$	$D_{OUT}$ disabled; $V_{OUT} = 0\text{ V to } V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 2.0\text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -2.0\text{ mA}$

### AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$

$\mu$ PD424263A, 42S4263A:  $V_{CC} = +5.0\text{ V} \pm 10\%$

$\mu$ PD424263L, 42S4263L:  $V_{CC} = +3.3\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1} (+5)$		140		130		120	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling; $t_{RC} = t_{RC} \text{ min}$ (Note 5)
	$I_{CC1} (+3.3)$		130		120		110		
Operating current, RAS-only refresh cycle, average	$I_{CC3} (+5)$		140		130		120	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \geq V_{IH} \text{ min}$ ; $t_{RC} = t_{RC} \text{ min}$ (Note 5)
	$I_{CC3} (+3.3)$		130		120		110		
Operating current, fast-page cycle, average	$I_{CC4} (+5)$		90		80		70	mA	$\overline{\text{RAS}} \leq V_{IL}$ ; $\overline{\text{CAS}}$ cycling; $t_{PC} = t_{PC} \text{ min}$ (Note 5)
	$I_{CC4} (+3.3)$		90		80		70		
Operating current, CAS before RAS refresh cycle, average	$I_{CC5} (+5)$		140		130		120	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \leq V_{IL} \text{ max}$ ; $t_{RC} = t_{RC} \text{ min}$ (Note 5)
	$I_{CC5} (+3.3)$		130		120		110		
Access time from column address	$t_{AA}$		30		35		40	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	$t_{ACP}$		35		40		45	ns	(Notes 3, 4, 7, 8, 16)
Column address setup time	$t_{ASC}$	0		0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	$t_{AWD}$	50		55		70		ns	(Note 14)



### AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{CAS}}$ (falling edge)	$t_{\text{CAC}}$		20		20		20	ns	(Notes 3, 4, 7, 8)
Column address hold time	$t_{\text{CAH}}$	15		15		15		ns	
$\overline{\text{CAS}}$ pulse width	$t_{\text{CAS}}$	20	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing	$t_{\text{CHR}}$	15		15		15		ns	(Note 15)
$\overline{\text{CAS}}$ hold time (CBR self-refresh mode)	$t_{\text{CHS}}$	-35		-40		-50		ns	For 42S4263A/L only
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0		0		0		ns	(Notes 4, 7)
Fast-page $\overline{\text{CAS}}$ precharge time	$t_{\text{CP}}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time	$t_{\text{CPN}}$	10		10		10		ns	
Fast-page $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	$t_{\text{CPWD}}$	55		60		75		ns	(Note 14)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{\text{CRP}}$	10		10		10		ns	(Note 10)
$\overline{\text{CAS}}$ hold time	$t_{\text{CSH}}$	60		70		80		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	$t_{\text{CSR}}$	5		5		5		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{CWD}}$	40		40		50		ns	(Note 14)
Write command referenced to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15		15		15		ns	
Data-in hold time	$t_{\text{DH}}$	15		15		15		ns	(Note 13)
Data-in setup time	$t_{\text{DS}}$	0		0		0		ns	(Note 13)
Masked write hold time referenced to $\overline{\text{RAS}}$	$t_{\text{MRH}}$	0		0		0		ns	
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$		20		20		20	ns	(Notes 3, 4, 7, 8)
$\overline{\text{OE}}$ data delay time	$t_{\text{OED}}$	15		15		15		ns	
$\overline{\text{OE}}$ command hold time	$t_{\text{OEH}}$	0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	$t_{\text{OES}}$	0		0		0		ns	
Output turnoff delay from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	15	0	15	0	15	ns	(Note 9)

7d

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Output disable from CAS high	t <sub>OFF</sub>	0	15	0	15	0	20	ns	(Note 9)
$\overline{OE}$ to output in low-Z	t <sub>OLZ</sub>	0		0		0		ns	(Notes 5, 7)
Fast-page read or write cycle time	t <sub>PC</sub>	40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time with extended data output	t <sub>PRWC</sub>	85		90		100		ns	(Note 6)
Access time from RAS	t <sub>RAC</sub>		60		70		80	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	(Note 8)
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address lead time referenced to $\overline{RAS}$ (rising edge)	t <sub>RAL</sub>	30		35		40		ns	
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
Fast-page $\overline{RAS}$ pulse width	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{RAS}$ pulse width (CBR self-refresh mode)	t <sub>RASS</sub>	100		100		100		μs	For 42S4263A/L
Random read or write cycle time	t <sub>RC</sub>	120		130		150		ns	(Note 6)
$\overline{RAS}$ to $\overline{CAS}$ delay time	t <sub>RCD</sub>	20	40	20	50	20	60	ns	(Note 8)
Read command hold time referenced to $\overline{CAS}$	t <sub>RCH</sub>	0		0		0		ns	(Note 11)
Read command setup time	t <sub>RCS</sub>	0		0		0		ns	
Refresh period	t <sub>REF</sub>		8		8		8	ms	Addresses A <sub>0</sub> - A <sub>8</sub>
$\overline{RAS}$ hold time referenced to $\overline{CAS}$ precharge	t <sub>RHCP</sub>	35		40		45		ns	
$\overline{RAS}$ precharge time	t <sub>RP</sub>	50		50		60		ns	
$\overline{RAS}$ precharge $\overline{CAS}$ hold time	t <sub>RPC</sub>	0		0		0		ns	
$\overline{RAS}$ precharge time (CBR self-refresh mode)	t <sub>RPS</sub>	120		130		150		ns	For 42S4263A/L
Read command hold time referenced to $\overline{RAS}$	t <sub>RRH</sub>	0		0		0		ns	(Note 11)

### AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
RAS hold time	t <sub>RSH</sub>	20		20		25		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	165		175		200		ns	(Note 6)
RAS to WE delay	t <sub>RWD</sub>	80		90		105		ns	(Note 14)
Write command referenced to RAS lead time	t <sub>RWL</sub>	20		20		20		ns	
Rise and fall times	t <sub>T</sub>	3	50	3	50	3	50	ns	(Note 4)
Write-per-bit hold time	t <sub>WBH</sub>	10		10		15		ns	
Write-per-bit setup time	t <sub>WBS</sub>	0		0		0		ns	
Write command hold time	t <sub>WCH</sub>	15		15		15		ns	(Note 12)
Write command setup time	t <sub>WCS</sub>	0		0		0		ns	(Note 14)
Write mask data hold time	t <sub>WH</sub>	10		10		15		ns	
Write command pulse width	t <sub>WP</sub>	15		15		15		ns	(Note 12)
Write mask data setup time	t <sub>WS</sub>	0		0		0		ns	

#### Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) Ac measurements assume t<sub>T</sub> = 5 ns.
- (4) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC5</sub> depend on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF. For 3.3-volt devices, V<sub>OH</sub> = 2.0 volts and V<sub>OL</sub> = 0.8 volt (ac reference levels)
- (8) If t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max), access time is defined by t<sub>RAC</sub> (max). If t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max), access time is defined by t<sub>CAC</sub> (max); if t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max) access time is defined by t<sub>AA</sub> (max).
- (9) t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs become open-circuit and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (10) The t<sub>CRP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (12) Parameter t<sub>WP</sub> is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t<sub>WCS</sub> and t<sub>WCH</sub> must be met.
- (13) These parameters are referenced to the falling edge of one of the CAS signals for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>CPWD</sub> and t<sub>AWD</sub> are restrictive operating parameters in read-writes/read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (15) Holding LCAS or UCAS low prior to RAS going negative will initiate a CAS before RAS refresh cycle (t<sub>CSR</sub> and t<sub>CHR</sub> must be satisfied).
- (16) The first CAS falling edge is used as a reference for the start of t<sub>ACP</sub> (CAS precharge access time).


### Timing Waveforms

#### Word Read Cycle



### Timing Waveforms (cont)


#### Byte Read Cycle



7d


Timing Waveforms (cont)

**Word Early-Write Cycle**



## Timing Waveforms (cont)


### Byte Early-Write Cycle



7d

Timing Waveforms (cont)

Word Late-Write Cycle




837L-86685



### Timing Waveforms (cont)


#### Byte Late-Write Cycle



7d

Timing Waveforms (cont)


Word Read-Modify-Write Cycle



63YL-00058

### Timing Waveforms (cont)


#### Byte Read-Modify-Write Cycle



7d

Timing Waveforms (cont)


Word Fast-Page Read Cycle



83YL-7468B

### Timing Waveforms (cont)


#### Byte Fast-Page Read Cycle



7d


### Timing Waveforms (cont)

#### Word Fast-Page Early-Write Cycle



### Timing Waveforms (cont)


#### Byte Fast-Page Early-Write Cycle



7d

Timing Waveforms (cont)


Word Fast-Page Late-Write Cycle





### Timing Waveforms (cont)


#### Byte Fast-Page Late-Write Cycle



7d


Timing Waveforms (cont)

Byte Fast-Page Read/Write Cycle



### Timing Waveforms (cont)


#### Word Fast-Page Read-Modify-Write Cycle



7d


Timing Waveforms (cont)

Byte Fast-Page Read-Modify-Write Cycle



## Timing Waveforms (cont)


### Hidden Refresh Cycle (Word Read Cycle)



7d


Timing Waveforms (cont)

Hidden Refresh Cycle (Word Write Cycle)



## Timing Waveforms (cont)


### Hidden Refresh Cycle (Byte Write Cycle)



7d

Timing Waveforms (cont)

**RAS-Only Refresh Cycle**



**CAS Before RAS Refresh Cycle**

