## Document Title

## 128Kx36-Bit Synchronous Pipelined Burst SRAM

## Revision History

| Rev. No | History | Draft Date | Remark |
| :--- | :--- | :--- | :--- |
| 0.0 | Initial draft | April . 14. 1998 |  | Preliminary

[^0]
## 128Kx36-Bit Synchronous Pipelined Burst SRAM

## FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- VDD $=3.3 \mathrm{~V}+0.165 \mathrm{~V} /-0.165 \mathrm{~V}$ Power Supply.
- Vddo Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or $2.5 \mathrm{~V}+0.4 \mathrm{~V} /-0.125 \mathrm{~V}$ for $2.5 \mathrm{~V} \mathrm{I} / \mathrm{O}$.
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- $\overline{\text { LBO }}$ Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention ; 2cycle Enable, 1cycle Disable.
- Asynchronous Output Enable Control.
- $\overline{\text { ADSP }}, \overline{\text { ADSC }}, \overline{\text { ADV }}$ Burst Control Pins.
- TTL-Level Three-State Output.
-100-TQFP-1420A Package.


## FAST ACCESS TIMES

| PARAMETER | Symbol | $\mathbf{- 4 0}$ | $\mathbf{- 4 4}$ | $\mathbf{- 5 0}$ | $\mathbf{- 5 5}$ | $\mathbf{- 5 7}$ | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | tcyc | 4.0 | 4.4 | 5.0 | 5.4 | 5.7 | ns |
| Clock Access Time | tcD | 2.5 | 2.8 | 3.1 | 3.1 | 3.3 | ns |
| Output Enable Access Time | toe | 2.8 | 2.8 | 3.1 | 3.1 | 3.3 | ns |

## GENERAL DESCRIPTION

The KM736V799 is a $4,718,592$-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.
It is organized as 128 K words of 36 bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; $\overline{\mathrm{GW}}, \overline{\mathrm{BW}}, \overline{\mathrm{LBO}}, \mathrm{ZZ}$. Write cycles are internally self-timed and synchronous.
Full bus-width write is done by $\overline{\mathrm{GW}}$, and each byte write is performed by the combination of $\overline{\mathrm{WEx}}$ and $\overline{\mathrm{BW}}$ when $\overline{\mathrm{GW}}$ is high. And with $\overline{\mathrm{CS}} 1$ high, $\overline{\mathrm{ADSP}}$ is blocked to control signals.
Burst cycle can be initiated with either the address status processor $(\overline{\mathrm{ADSP}})$ or address status cache controller $(\overline{\mathrm{ADSC}})$ inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance( $\overline{\mathrm{ADV}})$ input.
$\overline{\mathrm{LBO}}$ pin is DC operated and determines burst sequence(linear or interleaved).
ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.
The KM736V799 is fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

## LOGIC BLOCK DIAGRAM



DQPa ~ DQPd

PIN CONFIGURATION(TOP VIEW)


PIN NAME

| SYMBOL | PIN NAME | TQFP PIN NO. | SYMBOL | PIN NAME | TQFP PIN NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A0-A16 | Address Inputs | 32,33,34,35,36,37 | Vdd | Power Supply(+3.3V) | 15,41,65,91 |
|  |  | 44,45,46,47,48,49 | Vss | Ground | 17,40,67,90 |
|  |  | 50,81,82,99,100 |  |  |  |
| $\overline{\text { ADV }}$ | Burst Address Advance | 83 | N.C. | No Connect | 14,16,38,39,42,43,66 |
| $\overline{\text { ADSP }}$ | Address Status Processor | 84 |  |  |  |
| $\overline{\text { ADSC }}$ | Address Status Controller | 85 | DQao~a7 | Data Inputs/Outputs | 52,53,56,57,58,59,62,63 |
| CLK | Clock | 89 | DQbo~b7 |  | 68,69,72,73,74,75,78,79 |
| $\overline{\mathrm{CS}} 1$ | Chip Select | 98 | DQc0~c7 |  | 2,3,6,7,8,9,12,13 |
| CS2 | Chip Select | 97 | DQdo~d7 |  | 18,19,22,23,24,25,28,29 |
| $\overline{\mathrm{CS}} 2$ | Chip Select | 92 | DQPa~Pd |  | 51,80,1,30 |
| WEx $(\mathrm{x}=\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})$ | Byte Write Inputs | 93,94,95,96 |  |  |  |
| $\overline{\mathrm{OE}}$ | Output Enable | 86 | VddQ | Output Power Supply | 4,11,20,27,54,61,70,77 |
| GW | Global Write Enable | 88 |  | (2.5V or 3.3V) |  |
| BW | Byte Write Enable | 87 | VssQ | Output Ground | 5,10,21,26,55,60,71,76 |
| ZZ | Power Down Input | 64 |  |  |  |
| $\overline{\mathrm{LBO}}$ | Burst Mode Control | 31 |  |  |  |

## FUNCTION DESCRIPTION

The KM736V799 is a synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of $\overline{\mathrm{OE}}, \overline{\mathrm{LBO}}$ and ZZ ) are sampled on rising clock edges. The start and duration of the burst access is controlled by $\overline{\text { ADSC }}, \overline{\text { ADSP }}$ and $\overline{\text { ADV }}$ and chip select pins.
The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with $\overline{\text { ADV. }}$

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. $Z Z$ pin is pulled down internally.

Read cycles are initiated with $\overline{\mathrm{ADSP}}$ (regardless of $\overline{\mathrm{WE}} x$ and $\overline{\mathrm{ADSC}}$ ) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{\mathrm{WE}}$ are sampled High and $\overline{\mathrm{ADV}}$ is sampled low. And $\overline{\mathrm{ADSP}}$ is blocked to control signals by disabling CS1.

All byte write is done by $\overline{\mathrm{GW}}$ (regaedless of $\overline{\mathrm{BW}}$ and $\overline{\mathrm{WE}}$.), and each byte write is performed by the combination of $\overline{\mathrm{BW}}$ and $\overline{\mathrm{WEx}}$ when GW is high.
Write cycles are performed by disabling the output buffers with $\overline{\mathrm{OE}}$ and asserting $\overline{\mathrm{WE}} x . \overline{\mathrm{WE}} x$ are ignored on the clock edge that samples $\overline{\mathrm{ADSP}}$ low, but are sampled on the subsequent clock edges. The output buffers are disabled when $\overline{\mathrm{WE}} \mathrm{x}$ are sampled Low(regaedless of $\overline{\mathrm{OE}}$ ). Data is clocked into the data input register when $\overline{\mathrm{WEx}}$ sampled Low. The address increases internally to the next address of burst, if both $\overline{\mathrm{WEx}}$ and $\overline{\mathrm{ADV}}$ are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(WEa, $\overline{\text { WEb, }} \overline{\text { WEc }}$ or $\overline{W E d}$ ) sampled low. The WEa control DQao ~ DQa7 and DQPa, WEb controls DQbo ~ DQb7


$\overline{\mathrm{ADSP}}$ must be sampled high when $\overline{\text { ADSC }}$ is sampled low to initiate a cycle with $\overline{\mathrm{ADSC}}$.
$\overline{\mathrm{WEx}}$ are sampled on the same clock edge that sampled $\overline{\mathrm{ADSC}}$ low(and $\overline{\mathrm{ADSP}}$ high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\mathrm{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

## BURST SEQUENCE TABLE

(Interleaved Burst)

| $\overline{\text { LBO PIN }}$ | HIGH | Case 1 |  | Case 2 |  | Case 3 |  | Case 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Fourth $\stackrel{\downarrow}{\wedge}$ ddress |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
|  |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
|  |  | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

(Linear Burst)

| $\overline{\text { LBO PIN }}$ | LOW | Case 1 |  | Case 2 |  | Case 3 |  | Case 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Fourth Address |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
|  |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
|  |  | 1 | 1 | 0 | 0 | 0 | 1 |  | 0 |

Note : 1. $\overline{\mathrm{LBO}}$ pin must be tied to High or Low, and Floating State must not be allowed.

## TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

| $\overline{\mathbf{C S}}_{1}$ | $\mathbf{C S}_{2}$ | $\overline{\mathbf{C S}} 2$ | $\overline{\text { ADSP }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | $\overline{\text { WRITE }}$ | CLK | ADDRESS ACCESSED | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | L | X | X | $\uparrow$ | N/A | Not Selected |
| L | L | X | L | X | X | X | $\uparrow$ | N/A | Not Selected |
| L | X | H | L | X | X | X | $\uparrow$ | N/A | Not Selected |
| L | L | X | X | L | X | X | $\uparrow$ | N/A | Not Selected |
| L | X | H | X | L | X | X | $\uparrow$ | N/A | Notected |
| L | H | L | L | X | X | X | $\uparrow$ | External Address | Begin Burst Read Cycle |
| L | H | L | H | L | X | L | $\uparrow$ | External Address | Begin Burst Write Cycle |
| L | H | L | H | L | X | H | $\uparrow$ | External Address | Begin Burst Read Cycle |
| X | X | X | H | H | L | H | $\uparrow$ | Next Address | Continue Burst Read Cycle |
| H | X | X | X | H | L | H | $\uparrow$ | Next Address | Continue Burst Read Cycle |
| X | X | X | H | H | L | L | $\uparrow$ | Next Address | Continue Burst Write Cycle |
| H | X | X | X | H | L | L | $\uparrow$ | Next Address | Continue Burst Write Cycle |
| X | X | X | H | H | H | H | $\uparrow$ | Current Address | Suspend Burst Read Cycle |
| H | X | X | X | H | H | H | $\uparrow$ | Current Address | Suspend Burst Read Cycle |
| X | X | X | H | H | H | L | $\uparrow$ | Current Address | Suspend Burst Write Cycle |
| H | X | X | X | H | H | L | $\uparrow$ | Current Address | Suspend Burst Write Cycle |

Notes: 1. X means "Don't Care". 2. The rising edge of clock is symbolized by $\uparrow$.
3. $\overline{\text { WRITE }}=L$ means Write operation in WRITE TRUTH TABLE.
$\overline{\text { WRITE }}=\mathrm{H}$ means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and $\overline{\mathrm{OE}})$.

WRITE TRUTH TABLE

| $\overline{\text { GW }}$ | $\overline{\text { BW }}$ | $\overline{\text { WEa }}$ | $\overline{\text { WEb }}$ | $\overline{\text { WE }} \mathbf{~}$ | $\overline{\text { WEd }}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | X | X | X | X | READ |
| H | L | H | H | H | H | READ |
| H | L | L | H | H | H | WRITE BYTE a |
| H | L | H | L | H | H | WRITE BYTE b |
| H | L | H | H | L | L | WRITE BYTE c and d |
| H | L | L | L | L | L | WRITE ALL BYTEs |
| L | X | X | X | X | X | WRITE ALL BYTEs |

Notes: 1. X means "Don’t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of $\operatorname{CLK}(\uparrow)$.

## ASYNCHRONOUS TRUTH TABLE

(See Notes 1 and 2):

| OPERATION | ZZ | $\overline{\mathbf{O E}}$ | I/O STATUS |
| :---: | :---: | :---: | :---: |
| Sleep Mode | H | X | High-Z |
| Read | L | L | DQ |
|  | L | H | High-Z |
| Write | L | X | Din, High-Z |
| Deselected | L | X | High-Z |

## Notes

1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.

## PASS-THROUGH TRUTH TABLE

| PREVIOUS CYCLE |  | PRESENT CYCLE |  |  | NEXT CYCLE |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| OPERATION | $\overline{\text { WRITE }}$ | OPERATION | $\overline{\text { CS }} 1$ | $\overline{\text { WRITE }}$ |  |  |
| Write Cycle, All bytes <br> Address=An-1, Data=Dn-1 | All L | Initiate Read Cycle <br> Address=An <br> Data=Qn-1 for all bytes | L | H | L | Read Cycle <br> Data=Qn |
| Write Cycle, All bytes <br> Address=An-1, Data=Dn-1 | All L | No new cycle <br> Data=Qn-1 for all bytes | H | H | L | No carryover from <br> previous cycle |
| Write Cycle, All bytes <br> Address=An-1, Data=Dn-1 | All L | No new cycle <br> Data=High-Z | H | H | H | No carryover from <br> previous cycle |
| Write Cycle, One byte <br> Address=An-1, Data=Dn-1 | One L | Initiate Read Cycle <br> Address=An <br> Data=Qn-1 for one byte | L | H | L | Read Cycle <br> Data=Qn |
| Write Cycle, One byte <br> Address=An-1, Data=Dn-1 | One L | No new cycle <br> Data=Qn-1 for one byte | H | H | L | No carryover from <br> previous cycle |

Notes: 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.s

## ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT |
| :--- | :---: | :---: | :---: |
| Voltage on VDD Supply Relative to Vss | VDD | -0.3 to 4.6 |  |
| Voltage on VdDQ Supply Relative to Vss | VDDQ | VDD |  |
| Voltage on Input Pin Relative to Vss | VIN | -0.3 to 6.0 | V |
| Voltage on I/O Pin Relative to Vss | VIO | -0.3 to VDDQ+ 0.5 | V |
| Power Dissipation | PD | 2.2 | W |
| Storage Temperature | TSTG | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | ToPR | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range Under Bias | TBIAS | -10 to 85 | ${ }^{\circ} \mathrm{C}$ |

*Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
OPERATING CONDITIONS at $3.3 \mathrm{VI} / \mathrm{O}\left(0^{\circ} \mathrm{C} \leq \mathrm{T} A \leq 70^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | Typ. | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | 3.135 | 3.3 | 3.465 | V |
|  | VDDQ | 3.135 | 3.3 | 3.465 | V |
| Ground | Vss | 0 | 0 | 0 | V |

OPERATING CONDITIONS at $2.5 \mathrm{~V} \operatorname{I} / \mathrm{O}\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq 70^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | Typ. | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | 3.135 | 3.3 | 3.465 | V |
|  | VDDQ | 2.375 | 2.5 | 2.9 | V |
| Ground | Vss | 0 | 0 | 0 | V |

CAPACITANCE ${ }^{*}\left(\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| PARAMETER | SYMBOL | TEST CONDITION | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | CIN | VIN $=0 \mathrm{~V}$ | - | 6 | pF |
| Output Capacitance | Cout | VOUT $=0 \mathrm{~V}$ | - | 8 | pF |

*Note : Sampled not 100\% tested.

DC ELECTRICAL CHARACTERISTICS $\left(T A=0\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{D}=3.3 \mathrm{~V}+0.165 \mathrm{~V} /-0.165 \mathrm{~V}$ )

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current(except ZZ) | IIL | Vdd = Max ; Vin=Vss to Vdd |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Leakage Current | IOL | Output Disabled, Vout=Vss to VDDQ |  | -2 | +2 | $\mu \mathrm{A}$ |
| Operating Current | IcC | Device Selected, lout=0mA, ZZ $\leq$ VIL, All Inputs=VIL or VIH , Cycle Time $\geq$ cyc Min | -40 | - | 570 | mA |
|  |  |  | -44 | - | 520 |  |
|  |  |  | -50 | - | 480 |  |
|  |  |  | -55 | - | 450 |  |
|  |  |  | -57 | - | 430 |  |
| Standby Current | IsB | Device deselected, lout=0mA, $\mathrm{ZZ} \leq \mathrm{V}$ IL, $\mathrm{f}=\mathrm{Max}$, All Inputs $\leq 0.2 \mathrm{~V}$ or $\geq \mathrm{VdD}-0.2 \mathrm{~V}$ | -40 | - | 160 | mA |
|  |  |  | -44 | - | 150 |  |
|  |  |  | -50 | - | 140 |  |
|  |  |  | -55 | - | 130 |  |
|  |  |  | -57 | - | 130 |  |
|  | ISB1 | Device deselected, lout=0mA, $Z Z \leq 0.2 \mathrm{~V}$, $\mathrm{f}=0$, All Inputs=fixed (Vdd-0.2V or 0.2V) |  | - | 30 | mA |
|  | IsB2 | Device deselected, lout=0mA, $\mathrm{ZZ} \geq \mathrm{V}$ Dd-0.2V, $\mathrm{f}=$ Max, All Inputs $\leq$ VIL or $\geq \mathrm{V}_{\text {IH }}$ |  | - | 30 | mA |
| Output Low Voltage(3.3V I/O) | VoL | $\mathrm{lOL}=8.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| Output High Voltage(3.3V I/O) | VOH | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | V |
| Output Low Voltage(2.5V I/O) | VOL | $\mathrm{IOL}=1.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| Output High Voltage(2.5V I/O) | VOH | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.0 | - | V |
| Input Low Voltage(3.3V I/O) | VIL |  |  | -0.5* | 0.8 | V |
| Input High Voltage(3.3V I/O) | VIH |  |  | 2.0 | VDD+0.5** | V |
| Input Low Voltage(2.5V I/O) | VIL |  |  | -0.3* | 0.7 | V |
| Input High Voltage(2.5V I/O) | VIH |  |  | 1.7 | VDD+0.5** | V |

* VIL(Min) $=-2.0$ (Pulse Width $\leq t c y c / 2$ )
** $\mathrm{V}_{\mathrm{IH}}(\mathrm{Max})=4.6$ (Pulse Width $\leq \mathrm{tcyc} / 2$ )
** In Case of I/O Pins, the Max. Vih=Vddq+0.5V


## TEST CONDITIONS

(VDD=3.3V+0.165V/-0.165V,VDDQ=3.3V+0.165/-0.165V or VDD=3.3V+0.165V/-0.165V,VdDQ=2.5V+0.4V/-0.125V, TA=0 to $70^{\circ} \mathrm{C}$ )

| PARAMETER | VALUE |
| :--- | :---: |
| Input Pulse Level(for 3.3V I/O) | 0 to 3 V |
| Input Pulse Level(for 2.5V I/O) | 0 to 2.5 V |
| Input Rise and Fall Time(Measured at 0.3 V and 2.7 V for 3.3V I/O) | 1 ns |
| Input Rise and Fall Time(Measured at 0.3 V and 2.1 V for $2.5 \mathrm{~V} \mathrm{I/O)}$ | 1 ns |
| Input and Output Timing Reference Levels for $3.3 \mathrm{~V} \mathrm{I/O}$ | 1.5 V |
| Input and Output Timing Reference Levels for 2.5V I/O | VDDQ/2 |
| Output Load | See Fig. 1 |

Output Load(B)
(for tlzc, tlzoe, thzoe \& thzc)


* Including Scope and Jig Capacitance

Fig. 1

## AC TIMING CHARACTERISTICS(TA=0 to $70^{\circ} \mathrm{C}, \mathrm{VDD}=3.3 \mathrm{~V}+0.165 \mathrm{~V} /-0.165 \mathrm{~V}$ )

| PARAMETER | SYMBOL | -40 |  | -44 |  | -50 |  | -55 |  | -57 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| Cycle Time | tcyc | 4.0 | - | 4.4 | - | 5.0 | - | 5.4 | - | 5.7 | - | ns |
| Clock Access Time | tcD | - | 2.5 | - | 2.8 | - | 3.1 | - | 3.1 | - | 3.3 | ns |
| Output Enable to Data Valid | toe | - | 2.8 | - | 2.8 | - | 3.1 | - | 3.1 | - | 3.3 | ns |
| Clock High to Output Low-Z | tızc | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Output Hold from Clock High | toн | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - | 1.3 | - | ns |
| Output Enable Low to Output Low-Z | tlzoe | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Output Enable High to Output High-Z | thzoe | - | 2.8 | - | 2.8 | - | 3.0 | - | 3.0 | - | 3.0 | ns |
| Clock High to Output High-Z | tHzC | 1.0 | 2.5 | 1.0 | 2.8 | 1.0 | 3.0 | 1.0 | 3.0 | 1.3 | 3.0 | ns |
| Clock High Pulse Width | tch | 1.7 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| Clock Low Pulse Width | tcL | 1.7 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| Address Setup to Clock High | tAS | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Address Status Setup to Clock High | tss | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Data Setup to Clock High | tDS | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Write Setup to Clock High ( $\overline{\mathrm{GW}}, \overline{\mathrm{BW}}, \overline{\mathrm{WEx}}$ ) | tws | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Address Advance Setup to Clock High | tadvs | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Chip Select Setup to Clock High | tcss | 0.8 | - | 1.2 | - | 1.4 | - | 1.4 | - | 1.5 | - | ns |
| Address Hold from Clock High | taH | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| Address Status Hold from Clock High | tsh | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| Data Hold from Clock High | tDH | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| Write Hold from Clock High ( $\overline{\mathrm{GW}}, \overline{\mathrm{BW}}, \overline{\mathrm{WEx}}$ ) | twh | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| Address Advance Hold from Clock High | tADVH | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| Chip Select Hold from Clock High | tCSH | 0.3 | - | 0.4 | - | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| ZZ High to Power Down | tpds | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | cycle |
| ZZ Low to Power Up | tpus | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | cycle |

Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever $\overline{\text { ADSC }}$ and/or $\overline{\text { ADSP }}$ is sampled low and $\overline{\mathrm{CS}}$ is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever $\overline{\mathrm{ADSC}}$ or $\overline{\mathrm{ADSP}}$ is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

- 8 -

November 1999
Rev 9.0

## ELECTRONICS


TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE( $\overline{\text { ADSP }}$ CONTROLLED , $\overline{\text { ADSC }}=\mathrm{HIGH})$

CLOCK
$\overline{\text { ADSP }}$
ADDRESS
$\overline{\text { WRITE }}$
$\overline{\text { CS }}$
$\overline{\text { ADV }}$
$\overline{\text { OE }}$
Data In
Data Out
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE( $\overline{\text { ADSC }}$ CONTROLLED , $\overline{\text { ADSP }}=H I G H)$

$\overline{\mathrm{ADV}}$
$\overline{\mathrm{OE}}$
Data Out
Data Out
Data In


## APPLICATION INFORMATION

## DEPTH EXPANSION

The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128 K depth to 256 K depth without extra logic.


INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)
( $\overline{\text { ADSP }}$ CONTROLLED , $\overline{\text { ADSC }}=\mathrm{HIGH}$ )


## PACKAGE DIMENSIONS




[^0]:    The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

