## TFT COLOR LCD MODULE <br> NL10276AC24-02

## 31 cm (12.1 type), $1024 \times 768$ pixels, Full color Vertical screen expansion (Multi-scan), Incorporated backlight with inverter

## DESCRIPTION

NL10276AC24-02 is a FT (thin film transistor) activo motriv non amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight. NL10276AC24-02 has a built-in backlight/inverter.

The 31 cm diagonal display area contains $1024 \times 768$ pixels and can display more than 16 million colors simultaneously because of analog interface.

## FEATURES

- Analog RGB interface
- Vertical screen expansion (Multi-scan)
- High luminous / Low reflection
- Incorporated edge-light type backlight with inverter.


## APPLICATIONS

- Engineering workstation (EWS), Personal computer (PC), Word processor
- Display terminals for control system
- New media
- Monitors for process controller



## STRUCTURE AND FUNCTIONS

A TFT color LCD module comprises a TFT LCD panel, LSIs for driving liquid crystal, and a backlight. The TFT LCD panel is composed of a TFT array glass substrate superimposed on a color filter glass substrate with liquid crystal filled in the narrow gap between two substrates. The backlight apparatus is located on the backside of the LCD panel.

RGB (Red, Green, Blue) data signals are sent to LCD panel drivers after modulation into suitable forms for active matrix addressing through signal processor.

Each of the liquid crystal cells acts as an electro-optical switch that controls the light transmission from the backlight by a signal applied to a signal electrode through the TFT switch.

## BLOCK DIAGRAM



| Display area | 245.76 (H) $\times 184.32$ (V) |
| :---: | :---: |
| Drive system | a-Si TFT active matrix |
| Display colors | Full-color |
| Number of pixels | $1024 \times 768$ |
| Pixel arrangement | RGB vertical stripe |
| Pixel pitch | $0.24(\mathrm{H}) \times 0.24(\mathrm{~V}) \mathrm{mm}$ |
| Module size | $290(\mathrm{H}) \times 225.0(\mathrm{~V}) \times 17$ |
| Weight | 970 g (typ.) |
| Contrast ratio | 150:1 (typ.) |
| Viewing angle (more than the contrast ratio of 10:1) |  |
| - Horizontal: $45^{\circ}$ (typ. left side, right side) |  |
| - Vertical : $20^{\circ}$ (typ. upper side), $25^{\circ}$ (typ. lower side) |  |
| Designed viewing direction |  |
| -Wider viewing angle with contrast ratio : Down side (6 o'clock) |  |
| - Wider viewing angle without image reversal : Up side (12 o'clock) |  |
| - Optimum grayscale ( $\gamma=2.2$ ) |  |
| Color gamut | 40\% (min., At center, |
| Response time | 40 ms (max.), "white" |
| Luminance | $200 \mathrm{~cd} / \mathrm{m}^{2}$ (typ.) |
| Signal system | Analog RGB signals, |
| Supply voltage | $3.3 \mathrm{~V}, 12 \mathrm{~V}, 12 \mathrm{~V}$ |
| Backlight | Edge light type, Two |
| Power consumption | 14.4 W (typ.) |

## GENERAL SPECIFICATIONS

| Item | Specifications | Unit |
| :--- | :--- | :---: |
| Module size | $290.0 \pm 0.5(\mathrm{H}) \times 225.0 \pm 0.5(\mathrm{~V}) \times 17.0 \mathrm{max}.(\mathrm{D})$ | mm |
| Display area | $245.76(\mathrm{H}) \times 184.32(\mathrm{~V})$ | mm |
| Number of pixels | $1024(\mathrm{H}) \times 768(\mathrm{~V})$ | pixel |
| Dot pitch | $0.08(\mathrm{H}) \times 0.24(\mathrm{~V})$ | mm |
| Pixel pitch | $0.24(\mathrm{H}) \times 0.24(\mathrm{~V})$ | mm |
| Pixel arrangement | RGB(Red, Green, Blue) vertical stripe | - |
| Display colors | Full-color | $1000($ max. |

note : A variable resistor for the luminance control is extra.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Ratings | Unit |  | arks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vcc | -0.3 to +4.6 | V |  |  |
| Supply voltage | VDD | -0.3 to +14 | V |  |  |
|  | Vddb | -0.3 to +14 | V |  |  |
| Logic input voltage | VIN1 | -0.3 to +5.5 | V | Ta $=25^{\circ}$ |  |
| R, G, B input voltage | VIN2 | -4.0 to +4.0 | V |  |  |
| CLK input voltage | VIN3 | -7.0 to +7.0 | V |  |  |
| Storage temp. | Tst | -20 to +60 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Operating temp. | Top | 0 to +50 | ${ }^{\circ} \mathrm{C}$ | Module su | ce * |
| Humidity |  | 95\% relative humidity |  | $\mathrm{Ta}=40^{\circ} \mathrm{C}$ | no condensation |
|  |  | 85\% relative humidity |  | $\mathrm{Ta}=50^{\circ} \mathrm{C}$ |  |
|  |  | Absolute humidity shall not exceed $\mathrm{Ta}=50^{\circ} \mathrm{C}, 85 \%$ relative humidity level. |  | $\mathrm{Ta}>50^{\circ} \mathrm{C}$ |  |

[^0]
## ELECTRICAL CHARACTERISTICS

(1) Logic/LCD driving/Backlight $\quad \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Supply voltage | VCC | 3.0 | 3.3 | 3.6 | V | for logic |
|  | VDD | 11.4 | 12.0 | 12.6 | V | for LCD driving |
|  | VDDB | 11.4 | 12.0 | 12.6 | V | for backlight |
| Logic input "L" voltage | VIL | 0 | - | 0.8 | V | TTL level |
| Vcc=3.3 V |  |  |  |  |  |  |

@ : dot-checkered pattern

CLK input equivalent circuit

(2) Input video signals (R, G, B)
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Video input voltages | VIRGB | 0 | - | 0.7 | Vp-p | for $R G B \quad Z i=75 \Omega$ |
| Video input limits | VIdc-RGB | -2.5 | - | +2.5 | V |  |

## SUPPLY VOLTAGE SEQUENCE



## CAUTION

Wrong power sequence may damage to the module.
(1) Logic signals (synchronous signals and control signals) should be " 0 " voltage ( V ), when Vcc is not input. If higher than 0.3 V is input to signal lines, the internal circuit will be damaged.
(2) LCD module will shut down the power supply of driving voltage to LCD panel internally, when one of CLK, Hsync, Vsync, DE (at DE mode) is not input more than 90 ms typically. During this period, the display data are unstable. But the backlight works correctly even this period, and the backlight can be controlled by BRTC signal.
(3) The ON/OFF switching of backlight should operate while logic signals are supplied.

If the backlight power supply (VDDB) is turned ON / OFF without logic signals, unstable data will be displayed.
(4) Keep POWC signal "L" more than 200 ms after the power supply $(\mathrm{Vcc})$ is input, if POWC signal is controlled. (refer to PIN FUNCTION)
(5) Analog RGB inputs are independent from this power supply sequence.
(6) It is better for the timing between logic signals and Vcc as follows.


Logic signals


## INTERFACE PIN CONNECTION

(1) Connector 1

| CN1 | MRF03-6R-SMT (coaxial type) |
| :---: | :---: |
| Adaptable socket | : MRF03-2×6P-1.27 (For cable type) or |
|  | MRF03-6PR-SMT (For board to board type) |
| Supplier | : HIROSE ELECTRIC CO., LTD. |
| Coaxial cable | : UL20537PF75VLAS |
| Supplier | : HITACHI CO., LTD. |
|  | note : A coaxial cable shield should be connected with GND. |


| Pin No. | Symbol | Pin No. | Symbol |
| :---: | :---: | :---: | :---: |
| 1 | CLK | 4 | R |
| 2 | Hsync | 5 | G |
| 3 | Vsync | 6 | B |

<Figure from socket view>

| 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

(2) Connector 2

CN2 : IL-Z-12PL1-SMTY

Adaptable socket : IL-Z-12S-S125C3
Supplier : Japan Aviation Electronics Industry Limited (JAE)

| Pin No. | Symbol | Pin No. | Symbol |
| :---: | :---: | :---: | :---: |
| 1 | VdD | 7 | Vcc |
| 2 | VdD | 8 | $V_{c c}$ |
| 3 | GND | 9 | DESEL |
| 4 | GND | 10 | GND |
| 5 | POWC | 11 | GND |
| 6 | GND | 12 | DE |

<Figure from socket view>

(3) Connector 3

CN3 : IL-Z-11PL1-SMTY

Adaptable socket : IL-Z-11S-S125C3
Supplier : Japan Aviation Electronics Industry Limited (JAE)

| Pin No. | Symbol | Pin No. | Symbol |
| :---: | :---: | :---: | :---: |
| 1 | VDDB | 7 | ACA |
| 2 | VDDB | 8 | BRTC |
| 3 | VDDB | 9 | BRTH |
| 4 | GNDB | 10 | BRTL |
| 5 | GNDB | 11 | N.C. |
| 6 | GNDB |  |  |

<Figure from socket view>

note : N.C. (No Connection) should be open.
(4) Connector 4

CN4 : IL-Z-13PL1-SMTY
Adaptable socket : IL-Z-13S-S125C3
Supplier
: Japan Aviation Electronics Industry Limited (JAE)

| Pin No. | Symbol | Pin No. | Symbol |
| :---: | :---: | :---: | :---: |
| 1 | GND | 8 | CLAMP |
| 2 | CNTSEL | 9 | GND |
| 3 | CNTDAT | 10 | N.C. |
| 4 | CNTSTB | 11 | GND |
| 5 | GND | 12 | N.C. |
| 6 | CNTCLK | 13 | GND |
| 7 | CPSEL |  |  |


note : N.C. (No Connection) should be open.
<Connector location: Rear view>


## PIN FUNCTION

| Symbol | Logic | Description |
| :---: | :---: | :---: |
| CLK | Positive | Dot clock input, timing signal for display data |
| Hsync | Negative | Horizontal synchronous signal input (TTL level) |
| Vsync | Negative | Vertical synchronous signal input (TTL level) |
| DE | Positive | Data enable signal input (TTL level) <br> Back-porch becomes free, when DESEL is " H ". <br> Back-porch becomes fix, when DESEL is "L". <br> (DE should be fixed "H" or "L".) |
| R | - |  |
| G | - |  |
| B | - | Blue video signal input (0.7 Vp-p, $75 \Omega$ ) |
| CLAMP | - | Clamp timing signal of black level (TTL level) Valid for only CPSEL is "L". |
| CNTSEL | - | Display control signal in case of serial communication. (TTL level) <br> H or open : Default <br> L : External control |
| CNTDAT | Positive | Display control data (serial data) (TTL level) |
| CNTCLK | Positive | CLK for display control data (TTL level) |
| CNTSTB | Positive | Latch pulse for display control data (TTL level) |
| DESEL | Positive | ```DE function select signal (TTL level) H : DE mode L or open : Fixed mode``` |
| CPSEL | - | Clamp signal function select signal (TTL level) <br> H or open : Default <br> L : CLAMP signal is possible |
| POWC | Positive | ```Power control signal (TTL level) H or open: Logic, LCD power is on L : Logic, LCD power is off (*1)``` |
| BRTH/BRTL | - | Pins for backlight brightness control <br> Connect $10 \mathrm{k} \Omega$ variable resistor (*2) or voltage control (*3). |
| BRTC | Positive | Backlight ON/OFF control signal <br> H or open : Backlight on <br> L : Backlight off |
| ACA | Positive | Luminance control signal <br> H or open : Normal luminance <br> L : Low luminance (1/2 of normal luminance) |
| Vcc | - | Vcc (+3.3 V) power supply for logic |
| Vdd | - | VDD (+12 V $\pm 5 \%$ ) power supply for LCD |
| Vddb | - | VdDB (+12 V $\pm 5 \%$ ) power supply for backlight |
| GNDB |  | Ground for backlight (VDDB) <br> GNDB is connected to the module frame ground. |
| GND | - | Signal ground for logic / LCD driving (Vcc, VDD) (Connect to a system ground.) |

*1: When POWC is "L" logic input signal should be all " 0 V ". If input signals are more than " 0.3 V ", inside circuits of the LCD module may be broken.
When POWC is "L", serial communication data is clear. Please set it again.
*2 : The variable resistor for brightness control should be $10 \mathrm{k} \Omega$ type, and zero point of the resistor corresponds to the minimum of luminance.

*3 : In case of voltage control for brightness by BRTH/BRTL, at first, set BRTH to be " 0 V ". And BRTL input voltage can control the brightness. When BRTL input voltage is " 1 V " the luminance become maximum. And when its voltage is " 0 V ", the luminance becomes minimum.

## FUNCTIONS

(1) Serial data

This LCD module has following functions by serial data input (Table 1).

| No. | FUNCTIONS | DETAIL |
| :---: | :--- | :--- |
| 1 | Expansion mode <br> (Screen mode) | See Table 2 <br> and EXPANSION FUNCTION |
| 2 | Display position control (HORIZONTAL) | See Table 6 |
| 3 | Display position control (VERTICAL) | See Table 3 |
| 4 | CLK delay control | See Table 4 |
| 5 | Hsync period count number | See Table 7 |
| 6 | CLK fall/rise synchronous change | See Table 5 |
| 7 | Input frequency selection | See Table 8 |

## HOW TO USE THE ABOVE FUNCTIONS

If CNTSEL is "L", the above functions are valid. (CNTSEL is " H " or open, default values are valid.) After serial data are transferred, the data is latched by CNTSTB. Once, the data is latched, the above functions are effective.
Please keep CNTSTB to be "L" during transferring data.
Input data can be changed during power on, but LCD display may be disturbed. When the serial data are changed, we recommend that the backlight power is off using BRTC function.

## ATTENTION

Please input serial communication signals (CNTDAT, CNTCLK and CNTSTB) once, only when contents of CNTDAT change.
If the input of the serial communication signals is continued, the LCD panel would be damaged. Please refer to "Item FUNCTIONS (2)" about the detail of serial communication timings.
(2) Serial communication timing and waveform


| Parameter | Symbol | min. | max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CLK pulse width | twck | 50 | - | ns | CNTCLK |
| CLK frequency | fclk | - | 5 | MHz |  |
| DATA setup-time | tdst | 50 | - | ns | CNTDAT |
| DATA hold-time | tdhl | 50 | - | ns |  |
| Latch-pulse width | twlp | 50 | - | ns | CNTSTB |
| Latch setup-time | tlst | 50 | - | ns |  |
| Rise / fall time | tr, tf | - | 50 | ns | CNT $\times \times \times \times$ |

CNTDATA

CNTCLK

CNTSTB


Table 1. CNTDAT COMPOSITION

| Data | Data name | Function |  |
| :---: | :---: | :---: | :---: |
| D0 | VEX3 | Expansion mode | See table 2 |
| D1 | VEX2 | Expansion mode |  |
| D2 | VEX1 | Expansion mode |  |
| D3 | VEXO | Expansion mode |  |
| D4 | VD10 | Vertical display position (MSB) | See table 3 |
| D5 | VD9 | Vertical display position |  |
| D6 | VD8 | Vertical display position |  |
| D7 | VD7 | Vertical display position |  |
| D8 | VD6 | Vertical display position |  |
| D9 | VD5 | Vertical display position |  |
| D10 | VD4 | Vertical display position |  |
| D11 | VD3 | Vertical display position |  |
| D12 | VD2 | Vertical display position |  |
| D13 | VD1 | Vertical display position |  |
| D14 | VD0 | Vertical display position (LSB) |  |
| D15 | DELAY6 | CLK delay (MSB) | See table 4 |
| D16 | DELAY5 | CLK delay |  |
| D17 | DELAY4 | CLK delay |  |
| D18 | DELAY3 | CLK delay |  |
| D19 | DELAY2 | CLK delay |  |
| D20 | DELAY1 | CLK delay |  |
| D21 | DELAYO | CLK delay (LSB) |  |
| D22 | CKS | CLK reverse signal | See table 5 |
| D23 | HD8 | Horizontal display position (MSB) | See table 6 |
| D24 | HD7 | Horizontal display position |  |
| D25 | HD6 | Horizontal display position |  |
| D26 | HD5 | Horizontal display position |  |
| D27 | HD4 | Horizontal display position |  |
| D28 | HD3 | Horizontal display position |  |
| D29 | HD2 | Horizontal display position |  |
| D30 | HD1 | Horizontal display position |  |
| D31 | HD0 | Horizontal display position (LSB) |  |
| D32 | HSE10 | Horizontal count number (MSB) | See table 7 |
| D33 | HSE9 | Horizontal count number |  |
| D34 | HSE8 | Horizontal count number |  |
| D35 | HSE7 | Horizontal count number |  |
| D36 | HSE6 | Horizontal count number |  |
| D37 | HSE5 | Horizontal count number |  |
| D38 | HSE4 | Horizontal count number |  |
| D39 | HSE3 | Horizontal count number |  |
| D40 | HSE2 | Horizontal count number |  |
| D41 | HSE1 | Horizontal count number |  |
| D42 | HSEO | Horizontal count number (LSB) |  |
| D43 | MOD1 | CLK frequency select | See table 8 |
| D44 | MODO | CLK frequency select |  |

MSB : Most Significant Bit
LSB : Least Significant Bit

Table 2. Display mode (VEX3 to VEX0; 4 bit)

| VEX3 | VEX2 | VEX1 | VEX0 | Vertical magnification | Display mode | Display image |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | XGA | Standard *1 |
| 0 | 0 | 0 | 1 | 1.25 | SVGA |  |
| 0 | 0 | 1 | 0 | 1.6 | See DISPLAY IMAGE |  |
| 0 | 0 | 1 | 1 | - | Prohibit |  |
| 0 | 1 | $X$ | $X$ | - | Prohibit |  |
| 1 | $X$ | $X$ | $X$ | - | Prohibit |  |

*1 : Display mode is XGA, when CNTSEL is "H" or "open".

Table 3. Vertical position (VD10 to VD0; 11 bit)

| VD10 | VD9 | VD8 | VD7 | VD6 | VD5 | VD4 | VD3 | VD2 | VD1 | VDo | Vertical position [H] *1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Prohibit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Prohibit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Prohibit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 2045 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 2046 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2047 *2 |

*1 : This is horizontal line number for effecting VIDEO signal from Vsync-fall.
*2 : The maximum vertical position is Vsync total.
note : Vertical position is fixed at 35 H , when CNTSEL is " H " or "open".

Table 4. Clock (CLK) delay (DELAY6 to DELAY0; 7 bit)

note 1: Delay value is approximate.
note 2 : DA (6:0) is fixed at 00 H , when CNTSEL is " H " or "open". This value is the upper limit by setting MOD as next page.

| MOD1 | MOD0 | Upper limit of VD6 to VD0 CLK-delay setting (HEXADECIMAL) |
| :---: | :---: | :---: |
| 0 | 0 | Prohibit |
| 0 | 1 | 59 H |
| 1 | 0 | 6 BH |
| 1 | 1 | 7 FH |

note 3 : This delay value is typical at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} c \mathrm{c}=3.3 \mathrm{~V}$. By changing ambient temperature and power supply, the delay will be changed also.

See the following references.
(1) Variation of CLK delay by temperature drift. (as reference)

The temperature constant of CLK delay is $0.2 \% /{ }^{\circ} \mathrm{C}$.
Calculated example:
In case that delay time is 20 ns at $\mathrm{Ta}=25^{\circ} \mathrm{C}$;
(a) In case of Ta rising to $50^{\circ} \mathrm{C}$.

Increase of delay time $\rightarrow\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) \times 0.002 \times 20 \mathrm{~ns}=+1 \mathrm{~ns}$
So, the total delay time is 21 ns at $\mathrm{Ta}=50^{\circ} \mathrm{C}$.
(b) In case of Ta falling to $0^{\circ} \mathrm{C}$.

Decrease of delay time $\rightarrow\left(0^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) \times 0.002 \times 20 \mathrm{~ns}=-1 \mathrm{~ns}$
So, the total delay time is 19 ns at $\mathrm{Ta}=0^{\circ} \mathrm{C}$.
(2) Variation of CLK delay time against $V_{c c}$ voltage change. (as reference)

Increase of $35 \% / \mathrm{V}$ in case of rising from $\mathrm{Vcc}=3.3 \mathrm{~V}$.
Decrease of $48 \% / V$ in case of falling from $\mathrm{Vcc}=3.3 \mathrm{~V}$.
Calculated example:
In case that delay time is 20 ns at $\mathrm{Vcc}=3.3 \mathrm{~V}$.
(a) In case of V cc rising to 3.6 V .

Decrease of delay time $\rightarrow(3.3 \mathrm{~V}-3.6 \mathrm{~V}) \times 0.35 \times 20 \mathrm{~ns}=-2.1 \mathrm{~ns}$
So, the total delay time is 17.9 ns at $\mathrm{Vcc}=3.6 \mathrm{~V}$.
(b) In case of Vcc falling to 3.0 V .

Increase of delay time $\rightarrow(3.3 \mathrm{~V}-3.0 \mathrm{~V}) \times 0.48 \times 20 \mathrm{~ns}=+2.88 \mathrm{~ns}$
So, the total delay time is 22.88 ns at $\mathrm{Vcc}=3.0 \mathrm{~V}$.

Table 5. CLK reverse signal

| CKS | FUNCTION |
| :---: | :---: |
| 0 | Data is sampled on rising edge of CLK. |
| 1 | Data is sampled on falling edge of CLK. |

note: CKS is " 0 ", when CNTSEL is " H " or "open".

Table 6. Display horizontal position (HD8 to HD0; 9 bit)

| HD8 | HD7 | HD6 | HD5 | HD4 | HD3 | HD2 | HD1 | HD0 | Horizontal position [CLK] *1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Prohibit |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | Prohibit |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 64 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 65 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | 509 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 510 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 511 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

*1 : This is CLK number from Hsync-fall to effecting VIDEO signal.
note : Horizontal position is set at 296 CLK, when CNTSET is "H" or "open".

Table 7. Display horizontal CLK numbers (HSE10 to HSE0; 11 bit)

| HSE10 | HSE9 | HSE8 | HSE7 | HSE6 | HSE5 | HSE4 | HSE3 | HSE2 | HSE1 | HSE0 | CLK number*1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 2045 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 2046 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2047 |

*1 : This is from one falling edge of Hsync to the next Hsync.
note 1 : CLK number is set 1344 CLK, when CNTSEL is " H " or "open".
note 2 : Set HSEO to 10 complying with CLK number of Hsync. If the setting value is different from actual input signal, it cause a malfunction.

Table 8. Setting of CLK frequency (MOD1 to MOD0; 2 bit)

| MOD1 | MOD0 | CLK frequency [MHz] |
| :---: | :---: | :---: |
| 0 | 0 | Prohibit |
| 0 | 1 | 65 to 79 |
| 1 | 0 | 50 to 65 |
| 1 | 1 | 20 to 50 |

note 1 : Set MODO and MOD1 complying with input CLK frequency.
note 2 : CLK frequency is set 65 to 79 MHz , when CNTSEL is " H " or "open".

## EXPANSION FUNCTION

## HOW TO USE EXPANSION FUNCTION AND SCREEN IMAGE

Expansion mode is a function to expand screen. For example, VGA signal has $640 \times 480$ pixels. But, if the display data can expanded to 1.6 times vertically and horizontally, VGA screen image can be displayed fully on the screen of XGA resolution.

This LCD module has the function of expanding vertical direction as shown in Table 1. And expanding horizontal direction is possible by setting input CLK frequency which is equivalent to the magnification. It is necessary to make this CLK outside of this LCD module.

DISPLAY IMAGE of after two pages is display example, when DE function is default and HD and VD are set to most suitable frequency. And when DE function is used, HD and VD become default. Please adjust the display to the best position by DE signal.

Please adopt these modes after evaluating display quality, because of becoming bad display in some cases.
The followings show display magnifications for each mode.

| Input display | Resolution | Magnification |  |
| :---: | :---: | :---: | :---: |
|  |  | Vertical | Horizontal * |
| XGA | $1024 \times 768$ | 1 | 1 |
| SVGA | $800 \times 600$ | 1.25 | 1.25 |
| VGA | $640 \times 480$ | 1.6 | 1.6 |
| VGA TEXT | $720 \times 400$ | 1.6 | 1.4 |
| PC-9801 | $640 \times 400$ | 1.6 | 1.6 |

* The horizontal magnification multiples the input clock (CLK). Input CLK = system CLK $\times$ horizontal magnification


## Example :

In case of XGA, VGA and PC-9801, CLK frequency can be decided as follows.
XGA : (system CLK ( 65 MHz )) $\times 1.0=65 \mathrm{MHz}$
VGA : (system CLK $(25.175 \mathrm{MHz})) \times 1.6=40.28 \mathrm{MHz}$
PC-9801 : (system CLK ( 21.053 MHz )) $\times 1.6=33.68 \mathrm{MHz}$

SETTING SERIAL DATA FOR EXPANSION

| Input signal |  |  |  |  |  |  |  | Module serial-data setting |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | CLK <br> [MHz] | Hsync[kHz] | Vsync$[\mathrm{Hz}]$ | Horizontal |  | Vertical |  |  |  |  |
|  |  |  |  | Count number [CLK] | $\begin{aligned} & \text { DSP * } \\ & \text { [CLK] } \end{aligned}$ | Count number [H] | $\begin{gathered} \text { DSP * } \\ {[H]} \end{gathered}$ | HSE | HD | VD |
|  |  |  |  | (A) | (B) | - | (C) | Calculation formula |  |  |
|  |  |  |  |  |  |  |  | $\text { (A) } \times$ <br> Vertical magnitude | (B) $\times$ <br> Horizontal magnitude | = (C) |
| XGA | 65.000 | 48.363 | 60.004 | 1344 | 296 | 806 | 35 | (A) $\times 1$ | (B) $\times 1$ | = (C) |
|  | 75.000 | 56.476 | 70.069 | 1328 | 280 | 806 | 35 |  |  |  |
|  | 79.000 | 58.088 | 72.980 | 1360 | 328 | 807 | 39 |  |  |  |
|  | 78.750 | 60.023 | 75.029 | 1312 | 272 | 800 | 31 |  |  |  |
| SVGA | 36.000 | 35.156 | 56.25 | 1024 | 200 | 625 | 24 | (A) $\times 1.25$ | (B) $\times 1.25$ |  |
|  | 40.000 | 37.879 | 60.317 | 1056 | 216 | 628 | 27 |  |  |  |
|  | 50.000 | 48.077 | 72.188 | 1040 | 184 | 666 | 29 |  |  |  |
|  | 49.500 | 46.875 | 75.000 | 1056 | 240 | 666 | 24 |  |  |  |
| VGA | 25.175 | 31.469 | 59.940 | 800 | 144 | 525 | 35 | (A) $\times 1.6$ | (B) $\times 1.6$ |  |
|  | 31.500 | 37.861 | 72.809 | 832 | 168 | 520 | 31 |  |  |  |
|  | 31.500 | 37.500 | 75.000 | 840 | 184 | 500 | 19 |  |  |  |
|  | 31.334 | 34.971 | 66.611 | 896 | 176 | 525 | 6 |  |  |  |
| VGA | 28.322 | 31.469 | 70.087 | 900 | 153 | 449 | 37 | (A) $\times 1.4$ | (B) $\times 1.4$ |  |
| TEXT | 31.500 | 37.927 | 85.040 | 936 | 180 | 446 | 44 |  |  |  |
| PC-9801 | 21.053 | 24.827 | 56.424 | 848 | 144 | 440 | 33 | (A) $\times 1.6$ | (B) $\times 1.6$ | 433 |
|  | 25.175 | 31.469 | 70.086 | 800 | 144 | 449 | 37 |  |  |  |

* : DSP = Display Start Period. DSP is the total of "pulse-width" and "back-porch".
note 1 : HD and VD are approximate values. Set HD and VD in case of adjusting display to the screen center.
note 2 : The pulse-width of Hsync, Vsync and back-porch are the same as XGA-mode. (Standard-mode).
note 3 : Detail of HSE is mentioned in CLK number of Table 7.
note 4 : Detail of HD is mentioned in horizontal position of Table 6.
note 5 : Detail of VD is mentioned in vertical position of Table 3.


## DISPLAY IMAGE


(2) VGA MODE $(640 \times 480)$


Horizontal : $\times 1.6$ (1024 pixels) Vertical : $\times 1.6$ (768 pixels)

## (3) PC-9801 MODE $(640 \times 400)$



Horizontal : $\times 1.6$ (1024 pixels) Vertical : $\times 1.6$ (640 pixels)
(4) VGA-TEXT MODE $(720 \times 400)$


Horizontal : $\times 1.4$ (1008 pixels) Vertical : $\times 1.6$ (640 pixels)

## INPUT SIGNAL TIMING

(1) XGA-MODE (Standard)

| Name |  | Symbol | min. | typ. | max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | Frequency | 1 / tc | 52.0 | 65.0 | 79.0 | MHz | XGA standard |
|  |  |  | - | 15.385 | - | ns |  |
|  | Rise / fall | tcrf | - | - | 10.0 | ns | - |
|  | Duty | tch / tc | 0.4 | 0.5 | 0.6 | - | - |
| Hsync | Period | th | $\begin{gathered} 16.6 \\ - \end{gathered}$ | $\begin{gathered} 20.677 \\ 1344 \end{gathered}$ | $22.7$ | $\begin{gathered} \mu \mathrm{s} \\ \text { CLK } \end{gathered}$ | $\begin{gathered} 48.363 \mathrm{kHz} \\ \text { (typ.) } \end{gathered}$ |
|  | Display | thd |  | $\begin{gathered} 15.754 \\ 1024 \end{gathered}$ |  | $\begin{gathered} \mu \mathrm{s} \\ \text { CLK } \end{gathered}$ | - |
|  | Front-porch | thf | $10$ | $\begin{gathered} 0.369 \\ 24 \end{gathered}$ |  | $\begin{gathered} \mu \mathrm{s} \\ \text { CLK } \end{gathered}$ | - |
|  | Pulse-width | thp | $16$ | $\begin{gathered} 2.092 \\ 136 \end{gathered}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \text { CLK } \end{gathered}$ | - |
|  | Back-porch | thb | $\begin{aligned} & 1.0 \\ & 44 \end{aligned}$ | $\begin{array}{r} 2.462 \\ 160 \end{array}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \text { CLK } \end{gathered}$ | - |
|  | Pulse-width <br> + Back-porch | thpb | 1.8 | - | - | $\mu \mathrm{s}$ | - |
|  | CLK-Hsync timing | thch | 4.0 | - | - | ns | - |
|  | hold / setup time | thas | 2.0 | - | - | ns | - |
|  | V-Hsync timing | thvh | 4.0 | - | - | ns | - |
|  | hold / setup time | thvs | 1.0 | - | - | CLK | - |
|  | Rise / fall | thrf | - | - | 10.0 | ns | - |
| Vsync | Period | tv | $13.3$ - | $\begin{gathered} 16.665 \\ 806 \end{gathered}$ | $\begin{gathered} 18.5 \\ - \end{gathered}$ | $\begin{gathered} \mathrm{ms} \\ \mathrm{H} \end{gathered}$ | $\begin{gathered} 60.004 \mathrm{~Hz} \\ \text { (typ.) } \end{gathered}$ |
|  | Display | tvd | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} 15.880 \\ 768 \end{gathered}$ |  | $\begin{gathered} \mathrm{ms} \\ \mathrm{H} \end{gathered}$ | - |
|  | Front-porch | tvf | $\overline{-}$ | $\begin{gathered} 62.031 \\ 3 \end{gathered}$ | - | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{H} \end{gathered}$ | - |
|  | Pulse-width | tvp | - | $\begin{gathered} 124.06 \\ 6 \end{gathered}$ | - | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{H} \end{gathered}$ | - |
|  | Back-porch | tvb | $\begin{gathered} - \\ 5 \end{gathered}$ | $\begin{gathered} 599.63 \\ 29 \end{gathered}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{H} \end{gathered}$ | - |
|  | Rise / fall | tvrf | - | - | 10.0 | ns | - |
| DE | Setup time | tds | 2.0 | - | - | ns | - |
|  | Hold time | tdh | 4.0 | - | - | ns | - |
|  | Rise/fall | tdrf | - | - | 10.0 | ns | - |
| Analog RGB |  | tda | 5.0 | - | - | ns | - |



* V וн $=2.2 \mathrm{~V}$ (min.) to 5.25 V (max.)

V IL $=0 \mathrm{~V}$ (min.) to 0.8 V (max.)
<Horizontal>

<Vertical>

(2) Timing for generating CLAMP signal internally


| MOD1 | MOD0 | tA [CLK] | tB [CLK] | tC [ns] |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Prohibit <br> 0 1 |  |  |

note : Exclude noises on analog RGB signal. Because during CLAMP = "L", the pedestal level of analog RGB signals is sampled. If noises are on the analog signals, luminance level of display is changed and the display becomes bad.
(3) Timing for inputting CLAMP signal from outside

Hsync


| ITEMS | min. | typ. | $\max$. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tA | 0.1 | - | - | $\mu \mathrm{s}$ | - |
| tB | 0.3 | - | - | $\mu \mathrm{s}$ | - |
| tC | 0.2 | - | - | s | - |

note : Exclude noises on analog RGB signal. Because during CLAMP = "L", the pedestal level of analog RGB signals is sampled. If noises are on the analog signals, luminance level of display is changed and the display becomes bad.

INPUT SIGNAL AND DISPLAY POSITION (XGA STANDARD TIMING)
(1) DELSEL="L"

Pixels

| $D(0,0)$ | $D(0,1)$ | $D(0,2)$ | $\cdot \cdot$ | $D(0,1023)$ |
| :---: | :---: | :---: | :---: | :---: |
| $D(1,0)$ | $D(1,1)$ |  |  |  |
| $D(2,0)$ |  |  |  |  |
| $\cdot$ |  |  |  |  |
| $\cdot$ |  |  |  |  |
| $D(767,0)$ | $D(767,1)$ | $D(767,2)$ | $\cdot$ | $\cdot$ |



R
G
B

$\mathrm{D}(0, \mathrm{X}) \quad \mathrm{D}(1, \mathrm{X}) \quad \mathrm{D}(2, \mathrm{X})$

(CNTSEL="H" or "open")

R
G
B

(2) DELSEL="H"


Hsync


DE


DATA

| INVALID | VALID | INVALID |
| :---: | :---: | :---: |

Vsync


Hsync


DATA

DE

## GENERAL CAUTION

## WARNING

Do not touch an inverter --on which is stuck a caution label-- while the LCD module is under the operation, because of dangerous high voltage.

## ATTENTION

Please input serial communication signals (CNTDAT, CNTCLK and CNTSTB) once, only when contents of CNTDAT change.
If the input of the serial communication signals is continued, the LCD panel would be damaged.
Please refer to "Item FUNCTIONS (2)" about the detail of serial communication timings.
(1) Caution when taking out the module
(1) Pick the pouch only, when taking out module from a shipping package.
(2) Cautions for handling the module
(1) As the electrostatic discharges may break the LCD module, handle the LCD module with care. Peel a protection sheet off from the LCD panel surface as slowly as possible.
(2) As the LCD panel and back-light element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.
(3) As the surface of polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
(4) Do not pull the interface connectors in or out while the LCD module is operating.
(5) Put the module display side down on a flat horizontal plane.
(6) Handle connectors and cables with care.
(3) Cautions for the operation
(1) When the module is operating, do not lose CLK, Hsync, or Vsync signals. If any one of these signals is lost, the LCD panel would be damaged.
(2) Obey the supply voltage sequence. If wrong sequence is applied, the module would be damaged.
(3) Connect the variable resistor or fixed resistor ( $10 \mathrm{k} \Omega$ or less) to the pin of BRTH and BRTL. If the resistors are not connected, the life of fluorescent lamp would be short.
(4) Cautions for the atmosphere
(1) Dew drop atmosphere should be avoided.
(2) Do not store and / or operate the LCD module in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.
(5) Cautions for the module characteristics
(1) Do not apply fixed pattern data signal to the LCD module at product aging. Applying fixed pattern for a long time may cause image sticking.
(6) Other cautions
(1) Do not disassemble and / or reassemble LCD module.
(2) Do not re-adjust variable resistor or switch etc.
(3) When returning the module for repair or etc., Please pack the module not to be broken.

We recommend to use the original shipping packages.

Liquid Crystal Display has following specific characteristics. These are not defects or malfunction.
The display condition of LCD module may be affected by the ambient temperature.
The LCD module uses cold cathode tube for backlight. The optical characteristics, like luminance or uniformity, will change during life time.
Uneven brightness and/or small spots may be noticed depending on different display patterns.

## OUTLINE DRAWING : Front View (Unit in mm)



OUTLINE DRAWING: Rear View (Unit in mm)


No part of this document may be copied in any form or by any means without the prior written consent of NEC Corporation.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.


[^0]:    * Measured at the display area

