1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M27C101K is a high-speed 1048576-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C101K is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in DIP with a transparent lid.

FEATURES


- 131072 word × 8 bit organization
- Access time M5M27C101K-12············ 120ns (max.)
 M5M27C101K-15··········· 150ns (max.)
- Two line control OE, CE
- Low power current (lcc) : Active ········50mA (max.)

 Stand by ·······1mA (max.)
- Single 5V power supply (read operation)
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP
- Byte programming algorithm
- Page programming algorithm

PIN CONFIGURATION (TOP VIEW) (5V,12.5V) VPP 1 Vcc (5V,6V) - PGM PROGRAM A16 → 2 31 → PGM PNUGRAM INPUT 30 NC 22 → A14 28 → A13 27 → A8 ADDRESS INPUT 24 → OE EBABLE INPUT 23 → A10 ADDRESS INPUT 22 ← CE CHIP ENABLE 21 → D7 ADDRESS INPUTS 22 ← CE 21 ← D7 20**←→** D6 Do D1 19 ↔ D5 D2 18 **↔** D4 (0V) GND 17 **↔** D3 Outline 32K4 NC: NO CONNECTION

APPLICATION

Microcomputer systems and peripheral equipment





1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

FUNCTION

Read

Set the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ terminals to the read mode (low level). Low level input to $\overline{\text{CE}}$ and $\overline{\text{OE}}$ and address signals to the address inputs (Ao \sim A16) make the data contents of the designated address location available at the data input/output (Do \sim D7). When the $\overline{\text{CE}}$ or $\overline{\text{OE}}$ signal is high, data input/output are in a floating state.

When the $\overline{\text{CE}}$ signal is high, the device is in the standby mode or power-down mode.

Programming

(Byte programming algorithm)

The M5M27C101K enters the byte programming mode when 12.5V is supplied to the VPP power supply input, \overline{CE} is at low level and \overline{OE} is at high level. A location is designated by address signals (Ao \sim A16), and the data to be programmed must be applied at 8-bits in parallel to the data inputs (Do \sim D7). In this state, byte programming is completed when \overline{PGM} is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C101K allows 4 bytes of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is, A₂ through A₁₆ must not change. At first, the M5M27C101K enters the page data latch

mode when VPP = 12.5V, \overline{CE} = "H", \overline{OE} = "L"and \overline{PGM} = "H". The four locations in same page are designated by address signals (Ao, A1 change) and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs (Do~D7). In this state, the data (4-bytes) latch is completed. Then the M5M27C101K enters the page programming mode when \overline{OE} = "H". In this state, page (4-bytes) programming is completed when \overline{PGM} = "L".

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately 15W · sec/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Pins Mode	ČE (22)	ŌE (24)	PGM (31)	VPP (1)	Vcc (32)	Data I/O (13~15,17~21)
Read	VIL	VIL	X*	5٧	5V	Data out
Output disable	VIL	V-H	X*	5V	5V	Floating
Stand-by (Power down)	VIH	X*	x*	5V	5V	Floating
Byte program	VIL	ViH	VIL	12.5V	6V	Data in
Program verify	Vil	VIL	VIH	12.5V	6V	Data out
Page data latch	ViH	VIL	VIH	12.5V	6V	Data in
Page program	VIH	Vн	VIL	12.5V	6V	Floating
	VIL	VIL	VIL	12.5V	6V	
Program inhibit -	VIL	Vн	VIH	12.5V	6V	Floating
	Vн	VIL	VIL	12.5V	6V	rioating
	ViH	Vн	VIH	12.5V	6V	

^{*:} X can be either VIL or VIH.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
VII	All input or output voltage except VPP+A9		- 0.6~7	V
Vı2	VPP supply voltage	With respect to Ground	- 0.6~14.0	V
Vı3	As supply voltage		- 0.6~13.5	V
Topr	Operating temperature		- 10~80	°C
Tsta	Storage temperature		- 65~125	℃

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods affects device reliability.



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

READ OPERATION

DE ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, \text{°C}$, $V_{CC} = 5V \pm 10 \, \text{\%}$, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		6.1-14	
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
†LI	Input leakage current VIN = 0~Vcc				10	μА	
lo	Output leakage current	Vout = 0~Vcc	1		10	μ Α	
IPP1	VPP current read/stand-by	VPP = 5.5V		1	100	μА	
IsB1	Vcc current stand-by	CE = VIH	Ī		1	mA	
SB2	vcc current stand-by	CE = Vcc		1	100	μА	
lcc1	Vcc current Active	CE = OE = VIL, DC, IOUT = 0mA			50	mA	
lcc2	vcc current Active	CE = VIL, f = 8.3MHz, lout = 0mA	1		50	mA	
VIL	Input low voltage		- 0.1		0.8	V	
VIH	Input high voltage		2.0		Vcc + 1	٧	
VoL	Output low voltage	loL = 2.1mA	1		0.45	V	
Vон	Output high voltage	Ioн = - 400 µ A	2.4			V	


Note 2: Typical values are at Ta = 25 ℃ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70$ °C, Vcc = $5V \pm 10$ %, VpP = Vcc, unless otherwise noted)

Symbol				Limits				
	Parameter	Test conditions	M5M27C1	M5M27C101K-12		M5M27C101K-15		
			Min	Max	Min	Max		
ta (AD)	Address to output delay	CE = OE = VIL		120		150	ns	
ta (CE)	CE to output delay	OE = VIL		120		150	ns	
ta (OE)	Output enable to output delay	CE = VIL		60		60	ns	
tor	Output enable high to output float	CE = VIL	0	50	0	50	ns	
tон	Output hold from CE, OE or address		0		0		ns	

Note 3: VCC must be applied simultaneously VPP and removed simultaneously VPP.

AC WAVEFORMS



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CAPACITANCE

Symbol Parameter	Doromator	Test conditions		Limits		Unit
	rarametei	rest conditions	Min	Тур	Max	Unit
Cin	Input capacitance (Address, CE, OE, PGM)	Ta = 25 °C, f = 1 MHz, V₁ = Vo = 0V			10	pF
Соит	Output capacitance	1a - 25 G, 1 - 11VIF12, VI - VO - 0V			15	рF

PROGRAM OPERATION BYTE PROGRAMMING ALGORITHM

First set Vcc = 6V, Vpp = 12.5V and then set an address to first address to be programmed. After applying 0.2ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with Vcc = VPP = 5V.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = 6V ± 0.25V, Vpp = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		1.1.25		
	Parameter	rest conditions	Min	Тур	Max	Unit
lu	Input leakage current	VIN = 0~VCC			10	μΑ
Vol	Output low voltage (verify)	loL = 2.1mA			0.45	V
Voн	Output high voltage (verify)	Іон = − 400 μ А	2.4			V
VIL	Input low voltage		- 0.1		0.8	V
ViH	Input high voltage		2.0		Vcc	V
lcc	Vcc supply current				50	mA
IPP	VPP supply current	CE = PGM = VIL			50	mA

AC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, ^{\circ}$ C, Vcc = $6V \pm 0.25V$, VpP = $12.5V \pm 0.3V$, unless otherwise noted)

C L	D	T+disin		Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE setup time	The second serial real second second serial real second second serial real second	2			μs	
tos	Data setup time		2			μs	
tah	Address hold time		0			μS	
tон	Data hold time		2			μs	
t DFP	Chip enable to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
tvps	VPP setup time		2			μs	
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms	
to⊵w	PGM over program pulse width		0.19		5.25	ms	
tces	CE setup time		2			μs	
toE	Data valid from OE				150	ns	

Note 4: VCC must be applied simultaneously VPP and removed simultaneously VPP.



1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM


AC WAVEFORMS PROGRAM VERIFY **ADDRESS** $V_{i \mathbf{L}}$ tas Ltah Vih/Voh DATA OUTPUT VALID DATA DATA SET V_{1L}/V_{0L} tos ton tDFP 12.5V VPP tvps 5V -6V Vcc tvcs 5V ۷н Œ VIL tces ViH -**PGM** toes to≘ VIL tpw ۷н ŌĒ topw VIL Test conditions for A.C. characteristics Input voltage : $V_{IL} = 0.45V$, $V_{IH} = 2.4V$ Input rise and fall times : ≤ 20ns Reference voltage at timing measurement: Input, Output **BYTE PROGRAMMING ALGORITHM** "L" = 0.8V, "H" = 2V**FLOW CHART** START ADDR = FIRST_LOCATION Vcc = 6.0V VPP = 12.5V X = 0PROGRAM ONE PULSE OF 0.2ms X = X + 1YES X = 25? NO FAIL FAIL VERIFY BYTE DEVICE FAILED VERIFY BYTE PASS PASS PROGRAM PULSE OF 0.2Xms DURATION NO LAST ADDR? INCREMENT ADDR YES Vcc = Vpp = * 5.0V FAIL VERIFY DEVICE FAILED ALL BYTE PASS DEVICE PASSED $^{*}4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

PAGE PROGRAMMING ALGORITHM

First set Vcc = 6V, Vpp = 12.5V and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2ms pulse applied to that page addressed in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with Vcc = VPP = 5V.

PAGE PROGRAMMING ALGORITHM FLOW CHART





1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM


DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5 \, ^{\circ}\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, unless otherwise noted)

symbol	Parameter	Test conditions		Limits			
	1 atameter	rest conditions	Min	Тур	Max	Unit	
Iu	Input leakage current	V _{IN} = 0~V _{CC}			10	μА	
Vol	Output low voltage (verify)	IoL = 2.1mA			0.45	V	
Vон	Output high voltage (verify)	Iон = - 400 µ A	2.4			V	
VIL	Input low voltage		- 0.1		0.8	V	
ViH	Input high voltage		2.0		Vcc		
lcc	Vcc supply current				50	mA	
lpp	VPP supply current	PGM = VIL			100	mA	

AC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, ^{\circ}$ C, Vcc = $6V \pm 0.25V$, Vpp = $12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	r al arrieter	Test conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE setup time		2			μs	
tos	Data setup time		2			μs	
t ah	Address hold time		0			μs	
t ahl	Address riold time		2			μs	
t DH	Data hold time		2			μs	
t DFP	OE to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
t vps	VPP setup time		2		ľ	μs	
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width		0.19		5.25	ms	
tces	CE setup time		2		i	μs	
toE	Data valid from OE		0		150	ns	
tLW	Data latch time		1			μs	
t PGMS	PGM setup time		2			μs	
tcen	CE hold time		2			μs	
t oeh	ŌĒ hold time		2			μs	

Note 5: VCC must be applied simultaneously VPP and removed simultaneously VPP.



Input rise and fall time (10 %~90 %) : \leq 20ns Reference voltage at timing measurement : Input, Output "L" = 0.8V, "H" = 2V

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C101K DEVICE IDENTIFIER CODE

Pins	A ₀ (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D₃ (17)	D ₂ (15)	D ₁ (14)	D₀ (13)	Hex Data
Manufacturer code	ViL	0	0	0	1	1	1	0	0	1C
Device code	ViH	1	0	0	Ö	0	0	1	1	83

Note $6: A9 = 12.0 \pm 0.5V$

A1 \sim A8, A10 \sim A16, \overline{CE} , \overline{OE} = VIL. \overline{PGM} = VIH VCC = VPP = 5V ± 10%