



General Description

SuperSOT™-3 N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.7A, 30 V, $R_{DS(ON)} = 0.125 \Omega$ @ $V_{GS} = 4.5$ V
 $R_{DS(ON)} = 0.085 \Omega$ @ $V_{GS} = 10$ V.
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT™-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low $R_{DS(ON)}$.
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface mount package.


Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS355AN	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage - Continuous	± 20	V
I_D	Maximum Drain Current - Continuous - Pulsed	1.7	A
		10	
P_D	Maximum Power Dissipation (Note 1a) (Note 1b)	0.5	W
		0.46	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			1	μA
		$T_J = 125^\circ\text{C}$			10	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	1	1.6	2	V
		$T_J = 125^\circ\text{C}$	0.5	1.2	1.5	
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}, I_D = 1.7 \text{ A}$		0.105	0.125	Ω
		$T_J = 125^\circ\text{C}$		0.16	0.23	
		$V_{\text{GS}} = 10 \text{ V}, I_D = 1.9 \text{ A}$		0.065	0.085	
$I_{\text{D(ON)}}$	On-State Drain Current	$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	6			A
g_{fs}	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, I_D = 1.7 \text{ A}$		3.5		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 15 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		195		pF
C_{oss}	Output Capacitance			135		pF
C_{rss}	Reverse Transfer Capacitance			48		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{d(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 10 \text{ V}, I_D = 1 \text{ A}, V_{\text{GS}} = 10 \text{ V}, R_{\text{GEN}} = 6 \Omega$		10	20	ns
t_r	Turn - On Rise Time			13	25	ns
$t_{\text{d(off)}}$	Turn - Off Delay Time			13	25	ns
t_f	Turn - Off Fall Time			4	10	ns
$t_{\text{d(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 5 \text{ V}, I_D = 1 \text{ A}, V_{\text{GS}} = 4.5 \text{ V}, R_{\text{GEN}} = 6 \Omega$		10	20	ns
t_r	Turn - On Rise Time			32	60	ns
$t_{\text{d(off)}}$	Turn - Off Delay Time			10	20	ns
t_f	Turn - Off Fall Time			5	10	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 10 \text{ V}, I_D = 1.7 \text{ A}, V_{\text{GS}} = 5 \text{ V}$		3.5	5	nC
Q_{gs}	Gate-Source Charge			0.8		nC
Q_{gd}	Gate-Drain Charge			1.7		nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current			0.42	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current			10	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 0.42 \text{ A}$ (Note 2)		0.8	1.2	V

Notes:

1. R_{JKA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JKA} is guaranteed by design while R_{PCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JKA}(t)} = \frac{T_J - T_A}{R_{JU} + R_{CA}(t)} = I_D^2(t) \times R_{DS(\text{av})} @ T_J$$

Typical R_{JKA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.