

## 5 VOLT VALUE SERIES 100 FLASH MEMORY CARD

iMC002FLSC, iMC004FLSC, iMC008FLSC, iMC016FLSC

- Low-Cost Linear Flash Card
- Single Supply: 5 Volt Operation
- FAST Read Performance
  - 100 ns Maximum Access Time (2-, 4-, 8-Mbytes)
     150 ns Maximum Access Time
  - (16-Mbytes)
- x16 Data Interface
- High-Performance Random Writes
   8 µs Typical Word Write
- Automated Program and Erase Algorithms

   28F008SA Command Set
- State-of-the-Art 0.4 µm ETOX<sup>™</sup> V Flash Technology
- 100,000 Erase Cycles per Block
- 64-Kword Blocks
- PC Card Standard Type 1 Form Factor

The Intel<sup>®</sup> Value Series 100 card offers a low cost removable solid-state storage solution for code and data storage, high-performance disk emulation, and applications in mobile PCs and dedicated embedded applications. Manufactured with Intel<sup>®</sup> FlashFile<sup>™</sup> memory, this card takes advantage of a revolutionary architecture that provides innovative capabilities, automated program/erase algorithms, reliable operation and very high read/write performance.

The flash memory card provides one of the lowest cost, highest performance nonvolatile read/write solutions for solid-state storage applications. These applications are enhanced further with this product's symmetrically-blocked architecture, extended MTBF, and 5 Volt operation.

The flash memory card can be used as a simple x16 linear array of flash devices. The PC Card form factor offers an industry-standard pinout, removable linear flash memory, and the ability to upgrade system memory software without changing the board layout.

NOTE: This document formerly known as Value Series 100 Flash Memory Card 2-, 4-, 8-, 16 Megabytes.

May 1999

Order Number: 290546-006

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The iMC002FLSC, iMC004FLSC, iMC008FLSC, iMC016FLSC may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-4725

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION 1997, 1998, 1999

CG-041493

\*Other brands and names are the property of their respective owners

## CONTENTS

	PAGE
1.0 SCOPE OF DOCUMENT	5
2.0 PRODUCT OVERVIEW	5
3.0 VALUE SERIES 100 CARD ARCHITECT	URE
3.1 Card Pinout and Pin Description	5
4.0 CARD CONTROL LOGIC	10
4.1 Bus Operations	10
4.1.1 Read	10
4.1.2 Output Disable	10
4.1.3 Standby	10
4.1.4 Intelligent Identifier Operation	10
4.1.5 Write	10
4.2 Address Decode Logic	11
4.3 Data Control	11
5.0 COMMAND DEFINITIONS	12
5.1 Read Array Command (FFFFH)	12
5.2 Intelligent Identifier Command (9090H)	12
5.3 Read Status Register Command (7070	H)13
5.4 Clear Status Register Command (5050	H)13
5.5 Erase Setup/Erase Confirm Commands (2020H, D0D0H)	s 14
5.6 Erase Suspend/Erase Resume Comma (B0B0H, D0D0H)	nds 15
5.7 Program Commands (4040H or 1010H)	)15
5.8 Word Write Suspend Command	15
5.9 Set Block Lock-Bit Command	15
5.10 Clear Block Lock-Bits Command	16

PAGE
6.0 PC CARD INFORMATION STRUCTURE 16
7.0 SYSTEM DESIGN CONSIDERATIONS 19
7.1 Power Supply Decoupling19
7.2 Power-Up/Down Protection19
7.3 RDY/BSY# and Program/Block Erase Polling
7.4 V <sub>CC</sub> , V <sub>PP</sub> , RESET Transitions and the Command/Status Registers
8.0 ELECTRICAL SPECIFICATIONS
8.1 Absolute Maximum Ratings 20
8.2 Operating Conditions
8.3 Capacitance 20
8.4 DC Characteristics21
8.5 AC Characteristics 22
8.5.1 Read Operations: Common Memory 22
8.5.2 Write Operations: Common Memory 24
8.5.2 Power-Up/Power-Down
8.6 Erase and Data Write Performance
9.0 PACKAGING 28
10.0 ORDERING INFORMATION
11.0 ADDITIONAL INFORMATION



### **REVISION HISTORY**

Date of Revision	Version	Description
02/29/96	-001	Original version
01/23/97	-002	Added Specifications for 16-Mbyte Card Added 16-Mbyte Tuples Added ICCSL for 16-Mbyte Card Changed A <sub>24</sub> from N.C. to Active Changed Interface to CMOS only–removed Table 9.3 TTL Interfacing Changed DC specification and text to reflect conversion to the 28F0xxS5 family
06/15/97	-003	Changed timing specifications for 16-Mbyte card Added 24- and 32-Mbyte cards—they use the 28F016S5 component Changed components used in 4-, 8- and 16-Mbyte densities to 28F016S5 Changed components used in 2-Mbyte density to 28F008S5 Increased I <sub>CCMAX</sub> Decreased I <sub>CCS</sub> Added Block Locking and Program Suspend
12/01/97	-004	Removed 24- and 32-Mbyte cards Changed title bullet to identify TWO speed versions (100 & 150 ns) for FAST read performance based on memory density Corrected Revision -003 <i>Revision History</i> by changing component references In Section 2.0, added a reference to Figure 1 Clarified Section 3.0 wording relating to concurrent operations with multiple components Altered Figure 1 to show $A_{22}$ as the least significant card address signal to the Card Control Logic In Table 7.0 at location 74H of CIS memory changed the value from 33H to 32H for the 32-MB card In Section 8.1 (Absolute Maximum Ratings) changed the lower limit of the supply voltage range from -0.5 V to -0.2 V In note 2 of Section 8.1 (Absolute Maximum Ratings) removed 20 ns overshoot and undershoot specifications Altered note references and added note 4 to the DC Characteristics table of Section 8.4 Changed the specified V <sub>CC</sub> Standby Current and V <sub>CC</sub> Sleep Current values in the DC Characteristics table of Section 8.4 Added a specification for t <sub>PHWL</sub> (Power-Down Recovery to WE# Going Low) to the common memory write timing table of Section 8.5.2 Removed the "Write Protect" switch item and details from the figure in Section 9.0 As a non-material change, clarified or corrected various defective or ambiguous wording
12/01/98	-005	Changed name of document from Value Series 100 Flash Memory Card 2-, 4-, 8-, 16 Megabytes
05/06/99	-006	Changed references of RESET pin to RST pin.

PRELIMINARY

### 1.0 SCOPE OF DOCUMENT

This datasheet provides a card architecture overview, all AC and DC characteristics and command definitions.

### 2.0 PRODUCT OVERVIEW

The 2-Mbyte card consist of two 28F008S5 flash memories. The 4-, 8-, or 16-Mbyte cards consist of two, four, or eight 28F016S5 flash memories. Figure 1 provides a functional block diagram of the 16-Mbyte card. All 28F008S5 and 28F016S5 memory components (referred to herein by the generic 28F0XXS5 part number) are made up of 64-Kbyte, individually erasable blocks. Therefore, the 2-, 4-, 8-, or 16-Mbyte cards contain 32, 64, 128 or 256 independently-erasable, 64-Kbyte blocks.

When accessed as 16-bit words, the blocks appear to be 128 Kbytes. The high byte is in one 64-Kbyte block, the low byte in another. In this mode, the 2-, 4-, 8-, or 16-Mbyte cards contain 16, 32, 64, or 128, independent 128-Kbyte blocks.

At the device level, internal algorithm automation allows execution of program and erase operations using a two-program command sequence. The automated program/erase algorithms ensure that data is reliably written in the least amount of time.

The memory card interface supports the PC Card Standard, supported by Personal Computer Memory Card Industry Association (PCMCIA) and Japanese Electronics Industry Development Association (JEIDA) 68-pin card format. The Value Series 100 card meets all PCMCIA/JEIDA Type 1 mechanical specifications.

### 3.0 VALUE SERIES 100 CARD ARCHITECTURE OVERVIEW

A Value Series 100 card is an array of flash memory devices in a PC Card form factor. Pairs of 28F008S5 or 28F016S5 (28F0XXS5) devices, connected in parallel, provide lower and upper bytes of a 16-bit access. Typical flash memory components only support a single operation at a time. Only one block in a 28F0XXS5 can be erased, or only one location programmed, at a time. Since a Value Series 100 contains multiple devices, it is possible to perform multiple concurrent operations in the card. A location in one component can be read while a location in another component is being programmed. (However, all DC characteristics presented herein assume that only one operation is being performed at a time, and that all other components on the card are in stand-by.)

A user algorithm which would rely on a memory array based on a specific memory component capacity would be incompatible among all card types and component selections. In the future, the Value Series may use higher capacity memory devices. Therefore, algorithms that are based on a particular organization may not be compatible with these newer, more cost-effective cards.

The Card information Structure (CIS) for the Value Series 100 card is stored in Block 0 of the flash memory to reduce the attribute memory cost overhead of an EEPROM or ASIC. In embedded applications, a CIS may not be required by the system and the entire memory array can be used by the system.

### 3.1 Card Pinout and Pin Description

The 68-pin PC Card format provides the system interface for the Value Series 100 card (see Tables 1 and 2). The detailed specifications for this interface are described in the PC Card Standard Specification. The Value Series 100 card product family conforms to the pinout requirements of PCMCIA Versions Release 1.0, Release 2.0 and Release 2.01 as well as the PC Card Standard.





Figure 1. 16-Mbyte Flash Memory Card Block Diagram Showing Major Functional Elements

PRELIMINARY

	Table 1.         Value Series 100 Card Signals										
Pin	Signal	I/O	Function	Active		Pin	Signal	I/O	Function	Active	
1	GND		Ground			27	A <sub>2</sub>	Ι	Address Bit 2		
2	DQ <sub>3</sub>	I/O	Data Bit 3			28	A <sub>1</sub>	Ι	Address Bit 1		
3	DQ <sub>4</sub>	I/O	Data Bit 4			29	A <sub>0</sub>	Ι	Address Bit 0		
4	DQ <sub>5</sub>	I/O	Data Bit 5			30	DQ <sub>0</sub>	I/O	Data Bit 0		
5	DQ <sub>6</sub>	I/O	Data Bit 6			31	DQ <sub>1</sub>	I/O	Data Bit 1		
6	DQ <sub>7</sub>	I/O	Data Bit 7			32	DQ <sub>2</sub>	I/O	Data Bit 2		
7	CE <sub>1</sub> #	Ι	Card Enable 1	LOW		33	WP	0	Write Protect	HIGH	
8	A <sub>10</sub>	Ι	Address Bit 10			34	GND		Ground		
9	OE#	Ι	Output Enable	LOW		35	GND		Ground		
10	A <sub>11</sub>	Ι	Address Bit 11			36	CD <sub>1</sub> #	0	Card Detect 1	LOW	
11	A <sub>9</sub>	Ι	Address Bit 9			37	DQ <sub>11</sub>	I/O	Data Bit 11		
12	A <sub>8</sub>	Ι	Address Bit 8			38	DQ <sub>12</sub>	I/O	Data Bit 12		
13	A <sub>13</sub>	Ι	Address Bit 13			39	DQ <sub>13</sub>	I/O	Data Bit 13		
14	A <sub>14</sub>	Ι	Address Bit 14			40	DQ <sub>14</sub>	I/O	Data Bit 14		
15	WE#	Ι	Write Enable	LOW		41	DQ <sub>15</sub>	I/O	Data Bit 15		
16	RDY/BSY#	0	Ready/Busy	LOW		42	CE <sub>2</sub> #	Ι	Card Enable 2	LOW	
17	V <sub>CC</sub>		Supply Voltage			43	VS <sub>1</sub>	0	Voltage Sense 1	N.C.	
18	V <sub>PP1</sub>		Supply Voltage	N.C.		44	RFU		Reserved		
19	A <sub>16</sub>	Ι	Address Bit 16			45	RFU		Reserved		
20	A <sub>15</sub>	Ι	Address Bit 15			46	A <sub>17</sub>	Ι	Address Bit 17		
21	A <sub>12</sub>	Ι	Address Bit 12			47	A <sub>18</sub>	Ι	Address Bit 18		
22	A <sub>7</sub>	Ι	Address Bit 7			48	A <sub>19</sub>	Ι	Address Bit 19		
23	A <sub>6</sub>	Ι	Address Bit 6			49	A <sub>20</sub>	Ι	Address Bit 20		
24	A <sub>5</sub>	Ι	Address Bit 5			50	A <sub>21</sub>	Ι	Address Bit 21		
25	A4	Ι	Address Bit 4			51	Vcc		Supply Voltage		
26	A <sub>3</sub>	Ι	Address Bit 3			52	V <sub>PP2</sub>		Supply Voltage	N.C.	

Table 1.	Value	Series	100	Card	Signals
	value	001103	100	oaru	orginaia

**PRELIMINARY** 

## intel®

Pin	Signal	I/O	Function	Active	Pin	Signal	I/O	Function	Active
53	A <sub>22</sub>	I	Address Bit 22		61	REG#	Ι	Attribute Memory Select	
54	A <sub>23</sub>	I	Address Bit 23		62	BVD <sub>2</sub>	0	Battery Voltage Detect 2	
55	A <sub>24</sub>	I	Address Bit 24		63	BVD <sub>1</sub>	0	Battery Voltage Detect 1	
56	A <sub>25</sub>	Ι	Address Bit 25	N.C.	64	DQ8	I/O	Data Bit 8	
57	VS <sub>2</sub>	0	Voltage Sense 2	N.C.	65	DQ <sub>9</sub>	I/O	Data Bit 9	
58	RST	Ι	Reset	HIGH	66	DQ <sub>10</sub>	I/O	Data Bit 10	
59	WAIT#	0	Extend Bus Cycle	LOW	67	CD <sub>2</sub> #	0	Card Detect 2	LOW
60	RFU		Reserved		68	GND		Ground	

### Table 1. Value Series 100 Card Signals (Continued)

PRELIMINARY

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>25</sub>	INPUT	<b>ADDRESS INPUTS:</b> $A_0$ through $A_{25}$ enable direct addressing of up to 64 MB of memory on the card. Signal $A_0$ is not decoded since the card is x16 only. The memory will wrap at the card density boundary. The system should <b>not</b> try to access memory beyond the card's density, since the upper addresses are not decoded.
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUT:</b> $DQ_0$ through $DQ_{15}$ constitute the bi-directional data bus. $DQ_{15}$ is the most significant bit.
CE <sub>1</sub> #, CE <sub>2</sub> #	INPUT	<b>CARD ENABLE 1 &amp; 2:</b> $CE_1$ # enables EVEN byte accesses on $D_{0-7}$ , $CE_2$ # enables ODD byte accesses on $D_{8-15}$ . Cannot access Odd Bytes on $D_{0-7}$ .
OE#	INPUT	<b>OUTPUT ENABLE:</b> Active low signal enabling read data from the memory card.
WE#	INPUT	WRITE ENABLE: Active low signal gating write data to the memory card.
RDY/BSY#	OUTPUT	<b>READY/BUSY OUTPUT:</b> Indicates status of internally timed erase or program activities. A high output indicates the memory card is ready to accept accesses.
CD <sub>1</sub> #, CD <sub>2</sub> #	OUTPUT	<b>CARD DETECT 1 &amp; 2:</b> These signals provide for card insertion detection. The signals are connected to ground internally on the memory card, and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins.
WP	OUTPUT	<b>WRITE PROTECT:</b> This signal is pulled LOW for PC Card Standard compatibility. The flash memory card has no WP signal functionality.
V <sub>PP1</sub> ,V <sub>PP2</sub>	N.C.	<b>PROGRAM/ERASE POWER SUPPLY:</b> These power signals are not connected for the 5 V-only card.
V <sub>CC</sub>		CARD POWER SUPPLY: 5.0 V for all internal circuitry.
GND		GROUND for all internal circuitry.
REG#	INPUT	<b>REGISTER SELECT:</b> The memory card has no separate attribute memory. The CIS is located in common memory. REG# is unconnected on the card.
RST	INPUT	<b>RESET:</b> The card is placed in Power-On Default State when RST is low. RST high is the POWER-DOWN signal for the memory array.
WAIT#	OUTPUT	WAIT: (Extended Bus Cycle) This signal is pulled high for compatibility.
BVD <sub>1</sub> , BVD <sub>2</sub>	OUTPUT	<b>BATTERY VOLTAGE DETECT:</b> These signals are pulled high to maintain SRAM card compatibility.
VS <sub>1</sub> , VS <sub>2</sub>	OUTPUT	<b>VOLTAGE SENSE:</b> Notifies the host socket of the card's $V_{CC}$ requirements. $VS_1$ and $VS_2$ are OPEN to indicate a 5 V, 16-bit card has been inserted.
RFU		RESERVED FOR FUTURE USE
N.C.		NO INTERNAL CONNECTION TO CARD pin may be driven or left floating.

Table 2.	Value Series	100 Card	Signal	Description

### 4.0 CARD CONTROL LOGIC

### 4.1 Bus Operations

Flash memory reads, erases and programs are performed using bus cycles to or from the flash memory that conform to standard microprocessor bus cycles.

### 4.1.1 READ

The components on the Value Series 100 card have three read modes: read memory array, read intelligent identifier or read status register; they are enabled by writing the appropriate read mode command to the Command User Interface (CUI). The 28F0XXS5 automatically resets to read array mode upon initial device power-up, or after reset.

The 28F0XXS5 has four control pins, two of which must be logically active to obtain data at the outputs. Chip Enables (CE<sub>1,2</sub>#) are the device selection control, and, when active, enable the selected memory device. Output Enable (OE#) is the data input/output (DQ<sub>0</sub>–DQ<sub>15</sub>) direction control, and, when active, drives data from the selected memory onto the I/O bus. WE# must be driven to V<sub>IH</sub> during a read access.

### 4.1.2 OUTPUT DISABLE

With OE# and WE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output ( $DQ_0-DQ_{15}$ ) are placed in a high-impedance state.

### 4.1.3 STANDBY

CE<sub>1,2</sub># at a logic-high level (V<sub>IH</sub>) places the card in standby mode. Standby operation disables much of the card's circuitry and substantially reduces device power consumption. The outputs (DQ<sub>0</sub>–DQ<sub>15</sub>) are placed in a high-impedance state independent of the status of OE#. If the card is de-selected during program or block erase, the card will continue functioning and consuming normal active power until the operation completes.

### 4.1.4 INTELLIGENT IDENTIFIER OPERATION

The intelligent identifier operation outputs the manufacturer code, 89H, and the device code: A2H, A6H or AAH. The table below lists the device and capacity for each device code.

Device Code	Device Type	Component Capacity
A2H	28F008SA	1 MB
A6H	28F008S5	1 MB
AAH	28F016S5	2 MB

A system should recognize all three codes in order to support current cards, based on the 28F008SA and newer cards based on the 28F0XXS5 family.

The manufacturer and device codes are read via the CUI. Following a write of 9090H to the CUI, a read from address location 0000H outputs the manufacturer code (8989H). A read from address 0002H outputs the device code: A2A2H, A6A6H, or AAAAH.

Future cards may incorporate devices that implement the Common Flash Interface (CFI). This standard supports forward and backward compatibility between flash memories. New algorithms should first determine if the card is CFI compliant, and if it is not, then read the intelligent identifiers.

### 4.1.5 WRITE

Writes to the CUI enable reading of device data and intelligent identifiers. They also control inspection and clearing of the status register. The contents of the interface register serves as input to the internal state machine on each component.

The CUI itself does not occupy an addressable memory location. The interface register is a latch used to store the command, address and data information needed to execute the command. Erase Setup and Erase Confirm commands require both appropriate command data and an address within the block to be erased. The Program Setup command requires both appropriate command data and the address of the location to be written, while the Program command consists of the data to be written and the address of the location to be written.

PRELIMINARY

The CUI is written by bringing WE# to a logic-low level (V<sub>IL</sub>) while CE# is low. Addresses and data are latched on the rising edge of WE#. Standard microprocessor write timings are used.

### 4.2 Address Decode Logic

The address decode logic selects which components device pair is enabled during a read or write access. Unused upper addresses for the Value Series 100 card will not be decoded. The address decoding will wrap around at the card's density.

The Value Series 100 card does not have a separate attribute memory space and REG# is not included in the address decode logic. REG# accesses will result in a read/write to the common memory flash array.

### 4.3 Data Control

As shown in Table 3, data paths and directions are selected by the Data Control logic using WE#, OE#,  $CE_1$ #, and  $CE_2$ # as logic inputs. The Data Control logic selects any of the PCMCIA word-wide, **even**-byte and **odd**-byte modes for either reads or writes to common memory.

### NOTE:

This card has a x16 interface. The **odd** byte **cannot** be accessed on the lower data path  $(D_{0-7})$ . A<sub>0</sub> is not decoded.

Mode	RESET	CE <sub>2</sub> #	CE <sub>1</sub> #	OE#	WE#	<b>A</b> <sub>1</sub>	V <sub>PP</sub>	D <sub>8-15</sub>	D <sub>0-7</sub>	Notes
Even Byte-Read	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	$V_{\rm IL}$	$V_{\rm IH}$	Х	Х	High-Z	Even	1,2
Odd Byte-Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{\text{IL}}$	V <sub>IH</sub>	Х	Х	Odd	High-Z	1,2
Word-Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Odd	Even	1,2
Even Byte-Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	XXX	Even	3
Odd Byte-Write	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Odd	XXX	3
Word-Write	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Odd	Even	3
Manufacturer ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	89H	89H	
Device ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	A6H	A6H	4
Standby	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High-Z	High-Z	
Output Disable	V <sub>IL</sub>	Х	Х	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High-Z	High-Z	
Power-Down	V <sub>IH</sub>	Х	Х	Х	Х	Х	Х	High-Z	High-Z	

### Table 3. Data Access Mode Truth Table

NOTES:

1. Refer to DC Characteristics.

2. X can be  $V_{IL} \mbox{ or } V_{IH}$  for control pins and address.

3. Refer to Table 4 for valid  $D_{\text{IN}}$  during a program operation.

4. The device code can be A6H or AAH. Software should check for all three cases for compatibility with future cards.

#### 5.0 **COMMAND DEFINITIONS**

Device operations are selected by writing specific commands into the Command User Interface. Table 4 defines the 28F0XXS5 commands.

#### 5.1 Read Array Command (FFFFH)

Upon initial device power-up, and after reset, the 28F0XXS5 defaults to read array mode. This operation is also initiated by writing FFFFH into the CUI on the component. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the CUI contents are altered by issuing a valid command. Once the internal WSM has started a byte program or block erase operation, the device will not recognize the Read Array command until the WSM has completed its operation.

#### 5.2 Intelligent Identifier Command (9090Ă)

The 28F0XXS5 contains an intelligent identifier operation, initiated by writing 9090H into the CUI. Following the command write, a ready cycle from address 00000H retrieves the manufacturer code of 8989H. A read cycle from address 00002H returns the device code of A2A2H, A6A6H, or AAAAH. To terminate the operation, it is necessary to write another valid command into the register.

	Fi	rst Bus Cyc	cle	Second Bus Cycle		
Command	R/W	Addr	Data	R/W	Addr	Data
Read Array	W	DA	FFFFH	R	DA	AD
Intelligent Identifier	W	DA	9090H	R	IA	ID
Read Status Register	W	DA	7070H	R	DA	SRD
Clear Status Register	W	DA	5050H			
Program	W	PA	4040H	W	PA	PD
Program (Alternate)	W	PA	1010H	W	PA	PD
Block Erase/Confirm	W	BA	2020H	W	BA	D0D0H
Erase or Program Suspend	W	DA	B0B0H			
Erase or Program Resume	W	DA	DODOH			

AD

ID

PD

SRD

### ADDRESSES:

DA

ΒA

IA PA

### Device Address Block Address

**Identifier Address** Program Address DATA: Array Data Status Reg. Data Identifier Data Program Data

PRELIMINARY

Command	Bus Cycles Req'd.	First Bus Cycle			Second Bus Cycle		
		R/W	Addr	Data	R/W	Addr	Data
Set Block Lock-Bit	2	W	Х	6060H	W	BA	0101H
Clear Block Lock-Bits	2	W	Х	6060H	W	Х	D0D0H

Table 5. New Command	S
----------------------	---

### 5.3 Read Status Register Command (7070H)

The 28F0XXS5 components on the Value Series 100 card each contain a status register which may be read to determine when a program or block erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status Register command (7070H) to the CUI. After writing this command, all subsequent read operations output data from the status register, until another valid command is written to the CUI. The contents of the status register are latched on the falling edge of OE# or CE#, whichever occurs first. OE# or CE# must be toggled to V<sub>IH</sub> before further reads to update the status register latch.

### NOTE:

Two 28F0XXS5 devices are used in parallel to form a x16 operation. Both status registers need to be checked when determining the status of a x16 erase/program operation.

### 5.4 Clear Status Register Command (5050H)

The Erase Status and Program Status bits are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 5). By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The status register may then be polled to determine if an error occurred during that sequence. This status register functionality adds flexibility to the way the device may be used.

Additionally, the  $V_{PP}$  Status bit (SR.3) **must** be reset by system software before further writes or block erases are attempted. To clear the status register, the Clear Status Register command (50H) is written to the CUI.

Table 6.	Status	Register	Definition
----------	--------	----------	------------

### 5.5 Erase Setup/Erase Confirm Commands (2020H, D0D0H)

Erase is executed one block at a time, initiated by the two-cycle command sequence. An Erase Setup command (2020H) is first written to the CUI, followed by the Erase Confirm command (D0D0H). These commands require both appropriate sequencing and an address within the block to be erased to FFFFH. Block preconditioning, erase and verify are all handled internally by the WSM, invisible to the system. After the two-command erase sequence is written to it, the 28F0XXS5 automatically outputs status register data when read. The CPU can detect the completion of the erase event by analyzing the output data of the RDY/BSY# pin, or the WSM Status bit of the status register. When erase is completed, the Erase Status bit should be checked. If erase error is detected the status register should be cleared. The CUI remains in read status register mode until further commands are issued to it.

## PRELIMINARY

The Erase Suspend command allows block erase interruption in order to read data from another block of memory. Once the erase process starts, writing the Erase Suspend command (B0B0H) to the CUI requests that the WSM suspend the erase sequences at a predetermined point in the erase algorithm. The 28F0XXS5 continues to output status register data when read, after the Erase Suspend command is written to it. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended (both will be set to "1"). RDY/BSY# will also transition to  $V_{OH}$ .

At this point, a Read Array command can be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands, at this time, are Read Status Register (7070H) and Erase Resume (D0D0H), at which time the WSM will continue with the erase process. The Erase Suspend Status and WSM Status bits of the status register will automatically cleared and the RDY/BSY# will return to  $V_{OL}$ . After the Erase Resume command is written to it, the 28F0XXS5 automatically outputs status register data when read.

## 5.7 Program Commands (4040H or 1010H)

The Program command is executed by a twocommand sequence. The Program Setup command (4040H or 1010H) is written to the CUI, followed by a second write specifying the address and data (latched on the rising edge of WE#) to be programmed. The WSM then takes over, controlling the program and program verify algorithms internally. After the two-command write sequence is written to it, the 28F0XXS5 automatically outputs status register data when read. The CPU can detect the completion of the program event by analyzing the output of the RDY/BSY# pin, or the WSM Status bit of the status register. Only the Read Status Register command is valid while program is active.

When program is complete, the Program Status bit should be checked. If program error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not

### PRELIMINARY

successfully program to "0"s. The CUI remains in read status register mode until further commands are issued to it.

### 5.8 Word Write Suspend Command

The conversion to the 28F0XXS5 family adds the capability to suspend a programming or word-write operation. Once a word write operation is suspended, the card can be read, even if the data is located on the same component as was being programmed. The command to suspend programming is the same as the Erase suspend command, B0B0H. The program operation can be resumed by issueing the Program resume command, D0D0H.

Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. After the host writes the Word Write Suspend command, it should write the Read Status Register command. Polling status register bits SR.7 and SR.2 can determine when the WSM suspends the byte write operation (both will be set to "1"). BUSY# will also transition to  $V_{OH}$ . Specification t<sub>WHRH1</sub> defines the word write suspend latency. It is also possible that the word write completes before the device has an opportunity to suspend. The host should also check for this condition.

After the word write has been suspended, the host can write the Read Array command to read data from any location except the suspended location. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After the host writes a Word Write Resume to the CUI, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and BUSY# will return to  $V_{OL}$ . After the host writes the Word Write Resume command, the device automatically outputs status register data when read.

### 5.9 Set Block Lock-Bit Command

The host can enable a flexible block locking and unlocking scheme using the Set Block Lock-Bit command. This command enables the host to lock individual blocks within the flash array. The block lock-bits gate program and erase operations.

The host sets the block lock-bit using a two-cycle command sequence. The host writes the set block lock-bit setup command along with the appropriate block or device address. This command is followed by the set block lock-bit confirm command (and an address within the block to be locked). The WSM controls the set lock-bit algorithm. After the host completes the command sequence, the card automatically outputs status register data when read. The CPU can detect the completion of the set lock-bit event by analyzing the BUSY# pin output or status register bit SR.7.

When the WSM completes the set lock-bit operation, the host should check status register bit SR.4. If the host detects an error it should clear the status register. The CUI will remain in read status register mode until the host issues a new command.

This two-step sequence of set-up followed by execution ensures that the host does not accidentally set the lock-bits. An invalid Set Block Lock-Bit command will result in the WSM setting status register bits SR.4 and SR.5 to "1."

### 5.10 Clear Block Lock-Bits Command

The host clears all set block lock-bits in parallel using the Clear Block Lock-Bits command. The host is free to clear block lock-bits using the Clear Block Lock-Bits command

The host executes the clear block lock-bits operation using a two-cycle command sequence. The host must first issue a Clear Block Lock-Bits setup command. This command is followed by a confirm command. After the host completes the two-cycle command sequence, the device automatically outputs status register data when read. The CPU can detect completion of the clear block lock-bits event by analyzing the BUSY# pin output or status register bit SR.7.

When the WSM completes the operation, the host should check status register bit SR.5. If the host detects a clear block lock-bit error, the host should clear the status register. The CUI will remain in read status register mode until the host issues another command.



This two-step sequence of set-up followed by execution ensures that the host does not accidentally clear block lock-bits. An invalid Clear Block Lock-Bits command sequence will result in the WSM setting status register bits SR.4 and SR.5 to "1."

If a clear block lock-bits operation is aborted due to  $V_{CC}$  transitioning out of valid range or RST active transition, block lock-bit values are left in an undetermined state. The host must repeat the clear block lock-bits command to initialize block lock-bit contents to known values.

### 6.0 PC CARD INFORMATION STRUCTURE

The Card Information Structure (CIS) begins at address 00000000H of the card's Common Memory Plane and resides sequentially in memory locations with **even** byte memory addresses. It contains a variable length chain of data blocks (tuples) that conform to a basic format (Table 6). The CIS of the Value Series 100 card is found in Table 7.

### CAUTION:

The CIS data in Block 0 is not write protected and should not be erased by the system software if the CIS is needed for card recognition.

Table 7. PC Card Tuple Format

Bytes	Data
0	Tuple Code: CISTPL_xxx. The tuple code 0FFH indicates no more tuples in the list.
1	Tuple Link: TPL_LINK. Link to the next tuple in the list. This can be viewed as the number of additional bytes in tuple, excluding this byte. A link field of zero indicates an empty tuple body. A link field containing 0FFH indicates the last tuple in the list.
2-n	Bytes specific to this tuple.

### PRELIMINARY

Address	Value	Description
00H	01H	CISTPL_DEVICE
02H	03H	TPL_LINK
04H	54H 54H 54H 53H	TYPE/SPEED 2 MB: FLASH/100 ns 4 MB: FLASH/100 ns 8 MB: FLASH/100 ns 16 MB: FLASH/150 ns
06H	06H 0EH 1EH 3EH	CARD SIZE: 2 MB 4 MB 8 MB 16 MB
08H	FFH	END OF DEVICE
0AH	1EH	CISTPL DEVICEGEO
0CH	06H	TPL_LINK
0EH	02H	DGTPL_BUS
10H	11H	DGTPL_EBS
12H	01H	DGTPL_RBS
14H	01H	DGTPL_WBS
16H	03H	DGTPL_PART = 1
18H	01H	FLASH DEVICE INTERLEAVE
1AH	20H	CISTPL_MANFID
1CH	04H	TPL_LINK (04H)
1EH	89H	TPLMID_MANF: LSB
20H	00H	TPLMID_MANF: MSB
22H	03H 13H 23H 32H	2 MB - 100 ns 4 MB - 100 ns 8 MB - 100 ns 16 MB - 150 ns
24H	85H	TPLMID_CARD MSB
26H	21H	CISTPL_FUNCID
28H	02H	TPL_LINK
2AH	01H	TPLFID_FUNCTION : Memory
2CH	00H	TPLFID_SYSINIT

Tab	le	8.	Value	Series	100	Card	Tupl	es
-----	----	----	-------	--------	-----	------	------	----

Address	Value	Description		
2EH	12H	CISTPL_LONGLINK_C		
30H	04H	TPL_LINK		
32H	00H	LOWEST BYTE		
34H	00H			
36H	02H			
38H	00H	HIGHEST BYTE		
3AH	15H	CISTPL_VERS1		
3CH	40H	TPL_LINK		
3EH	05H	TPLLV1_MAJOR		
40H	00H	TPLLV1_MINOR		
42H	69H	TPLLV1_INFO i		
44H	6EH	n		
46H	74H	t		
48H	65H	е		
4AH	6CH	I		
4CH	00H	END TEXT		
4EH	56H	V		
50H	41H	А		
52H	4CH	L		
54H	55H	U		
56H	45H	E		
58H	20H	SPACE		
5AH	53H	S		
5CH	45H	E		
5EH	52H	R		
60H	49H	Ι		
62H	45H	E		
64H	53H	S		
66H	20H	SPACE		
68H	31H	1		

### PRELIMINARY

# int<sub>el</sub>.

Address	Value	Description
6AH	30H	0
6CH	30H	0
6EH	20H	SPACE
70H	00H	END TEXT
72H	30H 30H 30H 31H	2 MB 4 MB 8 MB 16 MB
74H	32H 34H 38H 36H	2 MB 4 MB 8 MB 16 MB
76H	20H	SPACE
78H	00H	END TEXT
7AH	43H	С
7CH	4FH	0
7EH	50H	Р
80H	59H	Y
82H	52H	R
84H	49H	l
86H	47H	G
88H	48H	Н
8AH	54H	Т
8CH	20H	SPACE
8EH	49H	I
90H	4EH	Ν
92H	54H	Т
94H	45H	E
96H	4CH	L
98H	20H	SPACE
9AH	43H	С
9CH	4FH	0
9EH	52H	R

A0H         50H         P           A2H         4FH         O           A4H         52H         R           A6H         41H         A           A8H         54H         T           AAH         49H         I           ACH         4FH         O
A2H         4FH         O           A4H         52H         R           A6H         41H         A           A8H         54H         T           AAH         49H         I           ACH         4FH         O
A4H         52H         R           A6H         41H         A           A8H         54H         T           AAH         49H         I           ACH         4FH         O
A6H         41H         A           A8H         54H         T           AAH         49H         I           ACH         4FH         O
A8H         54H         T           AAH         49H         I           ACH         4FH         O
AAH 49H I ACH 4FH O
ACH 4FH O
AEH 4EH N
B0H 20H SPACE
B2H 31H 1
B4H 39H 9
B6H 39H 9
B8H 35H 5
BAH 00H END TEXT
BCH FFH END OF LIST
BEH 18H CISTPL_JEDEC_C
C0H 02H TPL_LINK
C2H 89H MANUFACTURER ID
C4H A6 2 MB (28F008S5)
AA 4, 8, or 16 MB (28F016S5)
C6H FFH CISTPL_END
C8H 00H INVALID ADDRESS

PRELIMINARY

### 7.0 SYSTEM DESIGN CONSIDERATIONS

### 7.1 Power Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby, active and transient current peaks which are produced by rising and falling edges of  $CE_1$ # and  $CE_2$ #. The capacitive and inductive loads on the card and internal flash memory device pairs determine the magnitudes of these peaks.

Three-line control and proper decoupling capacitor selection suppress transient voltage peaks. The Value Series 100 cards contain on-card ceramic decoupling capacitors connected between  $\rm V_{CC}$  and GND.

The card connector should also have a 4.7  $\mu$ F electrolytic capacitor between V<sub>CC</sub> and GND. The bulk capacitors overcome voltage slumps caused by printed-circuit-board trace inductance, and supply charge to the smaller capacitors as needed.

### 7.2 Power-Up/Down Protection

The PCMCIA/JEIDA-specified socket properly sequences the power supplies to the flash memory card via shorter and longer pins.

Each device in the memory card is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power-up into the read state.

A system designer must guard against active writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> (2.0 V). Since both WE# and CE<sub>1</sub># must be low for a command write, driving either to V<sub>IH</sub> will inhibit writes. With its control register architecture, alteration of device contents only occurs after successful completion of the two-step command sequences.

### 7.3 RDY/BSY# and Program/Block Erase Polling

RDY/BSY# is a full CMOS output that provides a hardware method of detecting program and block erase completion. It transitions low time  $t_{WHRL}$  after a Program or Erase command sequence is written to a 28F0XXS5, and returns to V<sub>OH</sub> when all the WSM has finished executing the internal algorithm.

RDY/BSY# can be connected to the interrupt input of the system CPU or controller. It is active at all times. RDY/BSY# is also  $V_{OH}$  when the device is in erase suspend or deep power-down modes.

### 7.4 V<sub>CC</sub>, V<sub>PP</sub>, RESET Transitions and the Command/Status Registers

Program and block erase completion are not guaranteed if the internally generated  $V_{PP}$  drops below  $V_{PPH}$ . If the  $V_{PP}$  Status bit of the status register (SR.3) is set to "1," a Clear Status Register command **must** be issued before further program/block erase attempts are allowed by the WSM. Otherwise, the Program (SR.4) or Erase Status (SR.5) bits of the status register will be set to "1"s, if error is detected. RESET transitions to V<sub>IH</sub> during program and block erase also abort the operations. Data is partially altered in either case, and the command sequence must be repeated after normal operation is restored. Device power-off, or RESET transitions to V<sub>IH</sub>, clear the status register to initial value 10000XXX for the upper eight bits.

The CUI latches commands, as issued by system software, and is not altered by CE# transitions, or WSM actions. Its state upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ , is read array mode.

After program or block erase is complete, the CUI must be reset to read array mode via the Read Array command, if access to the memory array is desired.



### 8.0 ELECTRICAL SPECIFICATIONS

### 8.1 Absolute Maximum Ratings\*

### **Operating Temperature**

During Read0 °C to +70 °C <sup>(1)</sup>	
During Write0 °C to +70 °C <sup>(1)</sup>	
Storage Temperature –30 °C to +80 °C	
Voltage on Any Pin with Respect to Ground2.0 V to V <sub>CC</sub> +2.0 V <sup>(2)</sup>	
V <sub>CC</sub> Supply Voltage with Respect to Ground0.2 V to +7.0 V	
NOTES:	

NOTICE: This datasheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

\* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

Operating temperature is for commercial product defined by this specification.
 Minimum DC input voltage is -0.5 V; Maximum DC voltage on output pins is V<sub>CC</sub> +0.5 V.

### 8.2 Operating Conditions

### Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5.25	V

### 8.3 Capacitance<sup>(1)</sup>

T<sub>A</sub> = +25 °C, f = 1 MHz

Symbol	Parameter	Тур	Max	Unit	Condition
C <sub>IN</sub>	Address/Control	25	50	pF	
C <sub>IN</sub>	V <sub>CC</sub> Supply Voltage	3	5	μF	
C <sub>OUT</sub>	Output Capacitance	25	50	pF	

### NOTE:

1. Sampled, not 100% tested.



Figure 2. Transient Input/Output Reference Waveform for Standard Test Configuration

20

### 8.4 DC Characteristics

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
ILI	Input Leakage Current	1,2		± 20	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or GND}$
I <sub>LO</sub>	Output Leakage Current	1		± 20	μA	$V_{CC} = V_{CC} Max$ $V_{OUT} = V_{CC} or GND$
V <sub>IL</sub>	Input Low Voltage	1	0	0.8	V	
V <sub>IH</sub>	Input High Voltage	1	3.85	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	1		0.4	V	I <sub>OL</sub> = 3.2 mA
V <sub>OH</sub>	Output High Voltage	1	$V_{CC} - 0.4$	V <sub>CC</sub>	V	I <sub>OH</sub> = -2.0 mA
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Program Lock Voltage	1	2.0		V	

NOTES:

1. Values are the same for byte and word wide modes for all card densities.

2. Exceptions: With V<sub>IN</sub> = GND, the leakage current on CE<sub>1</sub>#, CE<sub>2</sub>#, OE#, and WE# will be < 500  $\mu$ A due to internal pull-up resistors. With V<sub>IN</sub> = V<sub>CC</sub>, RST leakage current will be < 150  $\mu$ A due to internal pull-down resistors.

Sym	Parameter	Density	Notes	x16 I	x16 Mode		x16 Mode		x16 Mode		Test Conditions
		(Mbytes)		Тур	Мах						
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	ALL	1, 3		75	mA	V <sub>CC</sub> = V <sub>CC</sub> Max t <sub>CYCLE</sub> = 100 ns				
Iccw	V <sub>CC</sub> Program Current	ALL	1, 3		150	mA					
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	ALL	1, 3		100	mA					
I <sub>CCSL</sub>	V <sub>CC</sub> Sleep Current	2, 4	1, 2, 4	30	170	μA	V <sub>CC</sub> = V <sub>CC</sub> Max				
		8	1, 2, 4	30	200	μA	RESET, Control Signals = V <sub>IH</sub>				
		16	1, 2, 4	30	300	μA					
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	2, 4	1, 2, 4	80	370	μA	V <sub>CC</sub> = V <sub>CC</sub> Max				
		8	1, 2, 4	135	600	μA	Control Signals = V <sub>CC</sub>				
		16	1, 2, 4	245	1,100	μA					

### 8.4 **DC Characteristics** (Continued)

CMOS Test Conditions: V<sub>IL</sub> = GND  $\pm$  0.2 V, V<sub>IH</sub> = V<sub>CC</sub>  $\pm$  0.2 V

### NOTES:

1. All currents are RMS values unless otherwise specified. Typical conditions:  $V_{CC} = 5 \text{ V}$ , T = +25 °C.

2. Control Signals: CE<sub>1</sub>#, CE<sub>2</sub>#, OE#, WE#.

3. Characteristics assume only one pair of components are active and the remaining pairs are in standby.

4. Inputs are either  $V_{CC} \pm 0.2$  V or GND  $\pm 0.2$  V.

intel

### 8.5 AC Characteristics

AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications. No delay occurs when switching between the common and attribute memory planes.

### 8.5.1 READ OPERATIONS—COMMON MEMORY

Symbol		Parameter	2, 4,	8 MB	16	MB	Unit
JEDEC	PCMCIA		Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	100		150		ns
t <sub>AVQV</sub>	t <sub>a</sub> (A)	Address Access Time		100		150	ns
t <sub>ELQV</sub>	t <sub>a</sub> (CE)	Card Enable Access Time		100		150	ns
t <sub>GLQV</sub>	t <sub>a</sub> (OE)	Output Enable Access Time		50		75	ns
t <sub>EHQX</sub>	t <sub>dis</sub> (CE)	Output Disable Time from CE#		50		75	ns
t <sub>GHQZ</sub>	t <sub>dis</sub> (OE)	Output Disable Time from OE#		50		75	ns
t <sub>ELQX</sub>	t <sub>en</sub> (CE)	Output Enable Time from CE#	5		5		ns
t <sub>GLQX</sub>	t <sub>en</sub> (OE)	Output Enable Time from OE#	5		5		ns
t <sub>PHQV</sub>		Power-Down Recovery to Output Delay. $V_{CC} = 5 V$		530		530	ns



Figure 3. AC Waveforms for Read Operations

## intel

### 8.5.2 WRITE OPERATIONS—COMMON MEMORY(1)

Symbol		Parameter	2, 4,	8 MB	16	МВ	Unit
JEDEC	PCMCIA		Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>c</sub> W	Write Cycle Time	100		150		ns
t <sub>WLWH</sub>	t <sub>w</sub> (WE)	Write Pulse Width	60		80		ns
t <sub>AVWL</sub>	t <sub>su</sub> (A)	Address Setup Time	10		20		ns
t <sub>AVWH</sub>	t <sub>su</sub> (A-WEH)	Address Setup Time for WE#	70		100		ns
t <sub>ELWH</sub>	t <sub>su</sub> (CEWEH)	Card Enable Setup Time for WE#	70		100		ns
t <sub>DVWH</sub>	t <sub>su</sub> (D-WEH)	Data Setup Time for WE#	40		50		ns
t <sub>WHDX</sub>	t <sub>h</sub> (D)	Data Hold Time	15		20		ns
t <sub>WHAX</sub>	t <sub>rec</sub> (WE)	Write Recovery Time	15		20		ns
t <sub>WHRL</sub>		WE# High to RDY/BSY#					ns
t <sub>WHGL</sub>	t <sub>h</sub> (OE-WE)	Output Enable Hold from WE#	10		10		ns
t <sub>PHWL</sub>		Power-Down Recovery to WE# Going Low		1		1	μs

NOTE:

1. Read timing characteristics during erase and data program operations are the same as during read-only operations. Refer to AC Characteristics, Read Operations—Common Memory.



Figure 4. AC Waveforms for Write Operations

## INtel®

#### 8.5.3 POWER-UP/POWER-DOWN

Symbol	Parameter		Min	Max	Units
PCMCIA					
V <sub>i</sub> (CE)	CE# Signal Level (0.0V < V <sub>CC</sub> < 2.0V)	1	0	V <sub>iMAX</sub>	V
	CE# Signal Level (2.0V < V <sub>CC</sub> < V <sub>IH</sub> )	1	V <sub>CC</sub> – 0.1	V <sub>iMAX</sub>	V
	CE# Signal Level (V <sub>IH</sub> < V <sub>CC</sub> )	1	V <sub>IH</sub>	V <sub>iMAX</sub>	V
t <sub>su</sub> (V <sub>CC</sub> )	CE# Setup Time		20		ms
t <sub>su</sub> (RESET)	CE# Setup Time		20		ms
t <sub>rec</sub> (V <sub>CC</sub> )	CE# Recover Time		1.0		μs
t <sub>pr</sub>	V <sub>CC</sub> Rising Time	2	0.1	300	ms
t <sub>pf</sub>	V <sub>CC</sub> Falling Time	2	3.0	300	ms
t <sub>w</sub> (RESET)	RESET Width		10		μs
t <sub>h</sub> (Hi-Z RESET)	RESET Width		1		ms
t <sub>s</sub> (Hi-Z RESET)	RESET Width		0		ms

### NOTES:

1.

 $V_{iMAX}$  means Absolute Maximum Voltage for input in the period of 0.0 V <  $V_{CC}$  < 2.0 V,  $V_i$  (CE#) is only 0.00 V ~  $V_{iMAX}$ . The  $t_{pr}$  and  $t_{pf}$  are defined as "linear waveforms" in the period of 10% to 90%, or vice-versa. Even if the waveform is not a "linear waveform," its rising and falling time must meet this specification. 2.



Figure 5. Power-Up/Down Timing for Systems Supporting RESET

PRELIMINARY

#### Erase and Data Write Performance<sup>(1,3)</sup> 8.6

 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ } \text{T}_{A} = 0 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C}$ 

Sym	Parameter	Notes	Min	Typ <sup>(1)</sup>	Max	Units	Test Conditions
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word/Byte Program Time	2,4		8 µs	3 ms		
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Program Time	2		0.4	2.1	sec	Word Program Mode
	Block Erase Time	2		0.6	10	sec	
	Full Chip Erase Time	2		38.4		sec	

NOTES:

1. +25 °C, and normal voltages.

2. Excludes system-level overhead.

3. These performance numbers are valid for all speed versions.

4. To maximize system performance, the RDY/BSY# signal should be polled instead of using the maximum byte/word

program time as a delay time. The maximum word/byte program time is the absolute maximum time it takes the write algorithm to complete. The over-whelming majority of the bits program in the typical value specified.

### 9.0 PACKAGING



PRELIMINARY

### **10.0 ORDERING INFORMATION**

iMC008FLSC, SBXXXXX

Where:

i	= INTEL
MC	= MEMORY CARD
008	= DENSITY IN MEGABYTES (002, 004,008, 016 AVAILABLE)
FL	= FLASH TECHNOLOGY
S	= BLOCKED ARCHITECTURE
С	= REVISION
SBXXXXX	= CUSTOMER IDENTIFIER

### **11.0 ADDITIONAL INFORMATION**

Order Number	Document
290597	5 Volt FlashFile™ Memory Family; 28F004S5, 28F008S5, 28F016S5 datasheet
292177	AP-622 Value Series 100 Card Design
292204	AP-646 Common Flash Interface (CFI) and Command Sets
Note 3	AP-606 Interchangeability of Series 1, Series 2, and Series 2+ Flash Memory Cards

NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.intel.com for technical documentation and tools.

3. These documents can be located at the Intel World Wide Web support site, http://www.intel.com/support/flash/memory