

## DESCRIPTION

The Accutek AK68128D1C high density memory module is a static random access memory organized in $128 \mathrm{~K} \times 8$ bit words. The assembly consists of one medium speed 128K x 8 SRAM in a TSOP Type 1 package. The module is supplied in a 600 mil wide, 32 pin DIP (Dual In-Line Package) configuration. This pinout is completely compatible with industry standard monolithic designs. These modules are intended for use in applications where limited board space dictates compact module designs.

The operation of the AK68182D1C is identical to standard monolithic 8 bit word wide SRAMs.

The AK68128D1C offers the features of low power and medium speed by using CMOS devices and makes high density mounting possible with no surface mount technology.

## FEATURES

131,072 x 8 bit organization
Fast access time: 35-70 nSEC
Completely static RAM, no clock or timing strobe required
Inputs and outputs TTL compatible
Conventional 600 mil wide DIP package with industry compatible pinout
Single 5 volt power supply - AK68128D1C
Single 3.3 volt power supply - AK68128D1C/3.3
Operating free air temperature $0^{\circ}$ to $70^{\circ} \mathrm{C}$
RoHS version available

PIN NOMENCLATURE

| $D Q Q_{1}-Q_{8}$ | Data In/Data Out |
| :--- | :--- |
| $A_{0}-A_{16}$ | Adress Inputs |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| Vcc | 5 v or 3.3v Supply |
| Vss | Ground |
| $\overline{\mathrm{OE}}$ | Output Enable |

## TIMING OPTIONS

| 35 nSEC Access Time |
| :--- |
| 55 nSEC Access Time |
| 70 nSEC Access Time |

PIN ASSIGNMENT


FUNCTIONAL DIAGRAM


## ORDERING INFORMATION

PART NUMBER CODING INTERPRETATION
Position

1 Product
AK = Accutek Memory
2 Type
4 = Dynamic RAM
5 = CMOS Dynamic RAM
6 = Static RAM
3 Organization/Word Width
1 = by $1 \quad 16$ = by 16
$4=$ by $4 \quad 32=$ by 32
8 = by $836=$ by 36
9 = by 9
4 Size/Bits Depth
$64=64 \mathrm{~K} \quad 4096=4 \mathrm{MEG}$
$256=256 \mathrm{~K} \quad 8192=8 \mathrm{MEG}$
$1024=1$ MEG $16384=16$ MEG
5 Package Type
G = Single In-Line Package (SIP)
S = Single In-Line Module (SIM)
D = Dual In-Line Package (DIP)
W = . 050 inch Pitch Edge Connect
Z = Zig-Zag In-Line Package (ZIP)
6 Special Designation
P = Page Mode
N = Nibble Mode
K = Static Column Mode
W = Write Per Bit Mode
V = Video Ram
7 Separator

- = Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

M = Military Equivalent Screened $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
I = Industrial Temperature Tested $\left(-45^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
X = Burned In
8 Speed (first two significant digits)
DRAMS SRAMS
$50=50 \mathrm{nS} \quad 8=8 \mathrm{nS}$
$60=60 \mathrm{nS} \quad 12=12 \mathrm{nS}$
$70=70 \mathrm{nS} 55=55 \mathrm{nS}$
$80=80 \mathrm{nS} \quad 70=70 \mathrm{nS}$

The numbers and coding on this page do not include all variations available but are show as examples of the most widely used variations. Contact Accutek if other information is required.

## EXAMPLES:

AK68128D1C-35U
128K x 8, 35 nSEC SRAM Module, DIP Configuration, RoHS

Accutek reserves the right to make changes in specifications at any time and without notice. Accutek does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied. Preliminary data sheets contain minimum and maximum limits based upon design objectives, which are subject to change upon full characterization over the specific operating conditions.

