## DESCRIPTION

The SDC-14560 is a series of high-reliability Synchro or Resolver-to-Digital (S/R-D) converters with user-programmable resolution of $10,12,14$, or 16 bits. Other features of the SDC-14560 are high-quality velocity output and hermetic seal.

User-programmable resolution has been designed into the SDC-14560 to increase the capabilities of modern motion control systems. The precise positioning attained at 16 -bit resolution and fast tracking of a 10-bit device are now available from one 36pin double DIP hybrid. Velocity output (VEL) from the SDC-14560 is a ground-based voltage of 0 to $\pm 10$ VDC with a linearity to $0.7 \%$. Output voltage is positive for an increasing angle.

The SDC-14560 series accepts broadband inputs: 360 Hz to 1 kHz , or 47 Hz to 1 kHz . The digital angle output from the SDC-14560 is a natural
binary code, parallel positive logic and is TTL/CMOS compatible. Synchronization to a computer is accomplished via a converter busy (CB) and an inhibit ( $\overline{\mathrm{NH}}$ ) input.

## APPLICATIONS

Because of its high reliability, accuracy, small size, and low power consumption, the SDC-14560 is ideal for the most stringent and severe industrial and military ground or avionics applications. All models are available with MIL-PRF-38534 processing as a standard option.

Designed with three-state output, the SDC-14560 is especially well suited for use with computer-based systems. Among the many possible applications are radar and navigation systems, fire control systems, flight instrumentation, and flight trainers or simulators.

FEATURES

## - Programmable Resolution:

$$
\text { 10, 12, } 14 \text { or } 16 \text { Bits }
$$

- High-Quality Velocity Output
- Eliminates Tachometer
- Accuracy to $\pm 1.3$ Arc Minutes
- Small Size
- Synchro or Resolver Input
- Synthesized Reference Eliminates $180^{\circ}$ Lock-Up
- CT Mode


FIGURE 1. SDC-14560 BLOCK DIAGRAM

TABLE 1. SDC-14560 SPECIFICATIONS
Apply over temperature range power supply range reference frequency and amplitude ranges; $10 \%$ signal amplitude variation; and up to $10 \%$ harmonic distortion in the reference.


| TABLE 1. SDC-14560 SPECIFICATIONS (CONTD) |  |  |
| :---: | :---: | :---: |
| PARAMETER | UNIT | VALUE |
| Output Parallel Data <br> Converter Busy (CB) <br> BIT <br> Drive Capability | bits | 10, 12, 14, or 16 parallel lines; natural binary angle, positive logic 0.4 to $1 \mu$ s positive pulse; leading edge initiates counter update. Logic 0 for fault. 50 pF plus rated logic drive. Logic 0; 1 TTL load, 1.6 mA at 0.4 Vmax Logic 1; 10 TTL loads 0.4 mA at 2.8 V min High Z; $10 \mu \mathrm{~A} / 5 \mathrm{pF}$ max Logic 0; 100 mV max driving CMOS <br> Logic 1; +5 V supply minus 100 mV min driving CMOS |
| ANALOG OUTPUTS <br> Velocity (VEL) AC error (e) <br> Load | mV rms <br> kOhm | See TABLES 3 and 4 <br> 50 per LSB of error <br> (10-bit mode) <br> 25 per LSB of error <br> (12-bit mode) <br> 12.5 per LSB of error <br> (14-bit mode) <br> 6.3 per LSB of error <br> (16-bit mode) <br> 3 min |
| DYNAMIC CHARACTERISTICS |  | See TABLE 3. |
| POWER SUPPLY <br> CHARACTERISTICS <br> Nominal Voltage <br> Voltage Range <br> Max Voltage w/o Damage Current |  | +15 V +5 V -15 V <br> 5 10 5 <br> +18 +8 -18 <br> 25 10 15 |
| TEMPERATURE RANGES <br> Operating $\begin{aligned} & -30 x \\ & -10 x \end{aligned}$ <br> Storage | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \\ -65 \text { to }+150 \end{gathered}$ |
| THERMAL RESISTANCE <br> Junction to Case, $\theta_{\text {jc }}$ Junction to Ambient, $\theta_{\mathrm{ja}}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ | $\begin{aligned} & 8 \\ & 20 \end{aligned}$ |
| PHYSICAL <br> CHARACTERISTICS <br> Size <br> Weight | $\begin{aligned} & \text { in. (mm) } \\ & \text { oz. (g) } \end{aligned}$ | $\begin{aligned} & 1.9 \times 0.78 \times 0.21 \\ & (48.3 \times 19.8 \times 5.3) \\ & 36-\text { Pin Double Dip } \\ & 0.7 \max (20) \end{aligned}$ |
| TRANSFORMERS CHARACTERISTICS <br> (See ordering information for list of Transformers. Reference Transformers are Optional for Both Solid-State and Voltage Follower Input Options.) 400 Hz TRANSFORMERS <br> Reference Transformer Carrier Frequency Range Voltage Range Input Impedance Breakdown Voltage to GND |  | $\begin{aligned} & 360-1000 \mathrm{~Hz} \\ & 18-130 \mathrm{~V} \\ & 40 \mathrm{k} \Omega \mathrm{~min} \\ & 1200 \mathrm{~V} \text { peak } \end{aligned}$ |

2


## INTRODUCTION

The circuit shown in FIGURE 1, the SDC-14560 Block Diagram, consists of three main parts: the signal input; a feedback loop, whose elements are the control transformer, demodulator, error processor, VCO and up-down counter; and digital interface circuitry including various latches and buffers.

## SIGNAL INPUTS

The SDC-14560 series offers three input options: synchro, resolver, and direct. In a synchro or resolver, shaft angle data is transmitted as the ratio of carrier amplitudes across the input terminals. Synchro signals, which are of the form $\sin \theta \cos \omega t$,
$\sin \left(\theta+120^{\circ}\right) \cos \omega t$, and $\sin \left(\theta+240^{\circ}\right) \cos \omega t$ are internally converted to resolver format; $\sin \theta \cos \omega t$ and $\cos \theta \cos \omega t$. Direct inputs accept 1 Vrms inputs in resolver form, $(\sin \theta \cos \omega t$ and $\cos \theta-$ $\cos \omega t)$ and are buffered prior to conversion. FIGURE 2 illustrates synchro and resolver signals as a function of the angle $\theta$.

The solid state signal and reference inputs are true differential inputs with high AC and DC common mode rejection. Input impedance is maintained with power off.


Standard Synchro Control Transmitter (CX) Outputs as a Function of CCW Rotation From Electrical Zero (EZ).


Standard Resolver Control Transmitter (RX) Outputs as a Function of CCW Rotation From Electrical Zero (EZ) With R2-R4 Excited.

FIGURE 2. SYNCHRO AND RESOLVER SIGNALS

## SOLID-STATE BUFFER INPUT PROTECTION TRANSIENT VOLTAGE SUPPRESSION

The solid-state signal and reference inputs are true differential inputs with high AC and DC common rejection, so most applications will not require units with isolation transformers. Input impedance is maintained with power off. The current AC peak +DC common mode voltage should not exceed the values in TABLE 1.

The 90 V line-to-line systems may have voltage transients which exceed the 500 V specification. These transients can destroy the thin-film input resistor network in the hybrid. Therefore, 90 VL-L solid-state input modules may be protected by installing voltage suppressors as shown. Voltage transients are likely to occur whenever synchro or resolver are switched on and off. For instance, a 1000 V transient can be generated when the primary of a CX or TX driving a synchro or resolver input is opened. See FIGURE 3.

## FEEDBACK LOOP

The feedback loop produces a digital angle $\phi$ which tracks the analog input angle $\theta$ to within the specified accuracy of the con-


CR1, CR2, and CR3 are 1N6136A, bipolar transient voltage suppressors or equivalent.


CR4 and CR5 are 1N6136A, bipolar transient voltage suppressors or equivalent.

## FIGURE 3. CONNECTIONS FOR VOLTAGE TRANSIENT SUPPRESSORS

verter. The control transformer performs the following trigonometric computation:

$$
\sin (\theta-\phi)=\sin \theta \cos \phi-\cos \theta \sin \phi
$$

where $\theta$ is the angle representing the resolver shaft position, and $\phi$ is the digital angle contained in the up/down counter. The tracking process consists of continually adjusting $\phi$ to make $(\theta-\phi) \rightarrow$ 0 , so that $\phi$ will represent the shaft position $\theta$. The output of the demodulator is an analog DC level proportional to $\sin (\theta-\phi)$. The error processor receives its input from the demodulator and integrates this $\sin (\theta-\phi)$ error signal which then drives a VoltageControlled Oscillator (VCO). The VCO's clock pulses are accumulated by the up/down counter. The velocity voltage accuracy, linearity and offset are determined by the quality of the VCO. Functionally, the up/down counter is an incremental integrator. Therefore, there are two stages of integration which make the converter a Type II tracking servo. In a Type II servo, the VCO always settles to a counting rate which makes $\mathrm{d} \phi / \mathrm{dt}$ equal to $\mathrm{d} \theta / \mathrm{dt}$ without a lag. The output data will always be fresh and available as long as the maximum tracking rate of the converter is not exceeded.

## SYNTHESIZED REFERENCE

The synthesized reference section of the SDC-14560 eliminates errors caused by quadrature voltage. Due to the inductive nature of synchros and resolvers, their signals lead the reference signal (RH and RL) by about $6^{\circ}$. When an uncompensated reference signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. In a 12- or 14-bit converter it is not necessary to compensate for the reference signal's phase shift. A $6^{\circ}$ phase shift will, however, cause problems for the one minute accuracy converters. As shown in FIGURE 1, the converter synthesizes its own $\cos (\omega t+\alpha)$ reference signal from the $\sin \theta \cos (\omega t+\alpha), \cos \theta \cos (\omega t+\alpha)$ signal inputs and from the cos $\omega$ t reference input. The phase angle of the synthesized reference is determined by the signal input The reference input is used to choose between the $+180^{\circ}$ and $-180^{\circ}$ phases. The synthesized reference will always be exactly in
phase with the signal input, and quadrature errors will therefore be eliminated. The synthesized reference circuit also eliminates the $180^{\circ}$ false error null hangup.

Quadrature voltages in a resolver or synchro are by definition the resulting $90^{\circ}$ fundamental signal in the nulled out error voltage (e) in the converter. A digital position error will result due to the interaction of this quadrature voltage and a reference phase shift between the converter signal and reference inputs. The magnitude of this error is given by the following formula:

$$
\text { Error = Quad/F.S. signal * } \tan (\alpha)
$$

Where: Error is in radians Quad/F.S. signal is per unit quadrature input level. $\alpha=$ signal to reference phase shift in degrees.
A typical example of the magnitude of this source of error is as follows:

Quad/F.S. signal $=.001$
$\alpha=6$
Error $=0.35 \mathrm{~min} \approx 1 \mathrm{LSB}$ in the 16th bit.
Note: Quad/F.S. is composed of static quadrature which is specified by the resolver or synchro supplier plus the speed voltage which is given by:

> Speed Voltage = rotational speed/carrier frequency

Where: Speed Voltage is the per unit ratio of electrical rotational speed in RPS divided by carrier frequency in Hz .

This error is totally negligible for up to 14-bit converters. For 16bit converters, where the highest accuracy possible is needed and where the quadrature and phase shift specifications can be higher, this source of error could be significant. The reference synthesizer circuit in the converter which derives the reference from the input signal essentially sets $\alpha$ to zero resulting in complete rejection of the quadrature.

## DIGITAL INTERFACE

The digital interface circuitry has three main functions: to latch the output bits during an inhibit command so that the stable data can be read; to furnish both parallel and three-state data formats; and to act as a buffer between the internal CMOS logic and the external TTL logic.

In the SDC-14560, applying an inhibit command will lock the data in the transparent latch without interfering with the continuous tracking of the feedback loop. Therefore, the digital angle is always updated, and the inhibit can be applied for an arbitrary amount of time. The inhibit transparent latch and the 50 ns delay are part of the inhibit circuitry. The inhibit circuitry is described in detail in the logic input/output section.

## LOGIC INPUT/OUTPUT

Logic angle outputs consist of 10, 12, 14 or 16 parallel data bits and CONVERTER BUSY (CB). All logic outputs are short-circuit proof to ground and +5 Volts. The CB output is a positive, 0.4 to $1.0 \mu \mathrm{~s}$ pulse. Data changes about 50 ns after the leading edge of the pulse because of an internal delay. Data is valid $0.2 \mu \mathrm{~s}$ after the leading edge of CB , the angle is determined by the sum of the bits at logic "1". Digital outputs are three-state and two bytes wide; bits 1-8 (MSBs) are enabled by the signal EM, bits 9-16
(LSBs) are enabled by the signal $\overline{\mathrm{EL}}$. Outputs are valid (logic "1" or " 0 ") 150 ns max after setting EM or EL low, and are high impedance within 100 ns max of setting EM or EL high. Both EM and EL are internally pulled-up to +5 V at $30 \mu \mathrm{~A}$ max.

The inhibit ( $\overline{\mathrm{INH}}$ ) input locks the transparent latch so the bits will remain stable while data is being transferred (see FIGURE 1). The output is stable $0.5 \mu \mathrm{~s}$ after $\overline{\mathrm{INH}}$ is driven to logic " 0 ", see FIGURE 4. A logic " 0 " at the $T$ input latches the data, and a logic "1" applied to T will allow the bits to change. The inhibit transparent latch prevents the transmission of invalid data when there is an overlap between CB and $\overline{\mathrm{INH}}$. While the counter is not being updated, CB is at logic " 0 " and the INH latch is transparent.

When CB goes to logic "1" the $\overline{\mathrm{INH}}$ latch is locked. If CB occurs after $\overline{\mathrm{NH}}$ has been applied, the latch will remain locked and its data will not change until CB returns to logic " 0 "; if INH is applied during CB , the latch will not lock until the CB pulse is over. The purpose of the 50 ns delay is to prevent a race condition between CB and INH where the up-down counter begins to change as an $\overline{\mathrm{INH}}$ is applied. Whenever an input angle change occurs, the converter changes the digital angle in 1 LSB steps and generates a converter busy pulse. Output data change is initiated by the leading edge of the CB pulse, delayed by 50 ns , nominal. Valid data is available at the outputs $0.2 \mu$ s after the leading edge of CB, see FIGURE 5.

## RESOLUTION CONTROL

Resolution control is via two logic inputs, $A$ and $B$. The resolution can be changed during converter operation so the appropriate resolution and velocity dynamics can be changed as needed. To ensure that no race conditions exist between counting and


FIGURE 4. INHIBIT TIMING DIAGRAM


FIGURE 5. CONVERTER BUSY TIMING DIAGRAM


FIGURE 6. RESOLUTION CONTROL TIMING DIAGRAM

| TABLE 2. DIGITAL ANGLE OUTPUTS |  |  |
| :---: | :---: | :---: |
| BIT | DEG/BIT | MIN/BIT |
| 1 MSB | 180.0 | 10800.0 |
| 2 | 90.0 | 5400.0 |
| 3 | 45.0 | 2700.0 |
| 4 | 22.5 | 1350.0 |
| 5 | 11.25 | 675.0 |
| 6 | 5.625 | 337.5 |
| 7 | 2.813 | 168.75 |
| 8 | 1.406 | 84.38 |
| 9 | 0.7031 | 42.19 |
| 10 | 0.3516 | 21.09 |
| 11 | 0.1758 | 10.55 |
| 12 | 0.0879 | 5.27 |
| 13 | 0.0439 | 2.64 |
| 14 | 0.0220 | 1.32 |
| 15 | 0.0110 | 0.66 |
| 16 | 0.0055 | 0.33 |
| Note: $\overline{\text { EM }}$ enables the MSBs and $\overline{\text { EL enables the LSBs. }}$ |  |  |
|  |  |  |

changing the resolution, inputs $A$ and $B$ are latched internally on the trailing edge of CB , as illustrated in FIGURE 6.

Digital angle outputs are buffered and are provided in a two byte format. The first byte always contains the MSBs (bits 1-8) and is enabled by placing EM (pin 26) to logic " 0 ". Depending on the user-programmed resolution, the second byte will have bits 9 through 10, 9 through 12, or 9 through 14 , while operating at $10-$, 12 -, or 14-bit resolution, respectively. Placing EL (pin 25) to logic "0" enables the second byte, the LSBs. A logic " 0 " will be present on all the unused least significant bits. TABLE 2 lists the deg/bit for the digital angle outputs.

## BUILT-IN-TEST

The Built-In-Test output ( $\overline{\mathrm{BIT}}$ ) monitors the level of error (D) from the demodulator. D represents the difference in the input and output angles and ideally should be zero; if it exceeds approximately 65 LSBs (of the selected resolution) the logic level at BIT will change from a logic 1 to logic 0 . This condition will occur during a large step and reset after the converter settles out. $\overline{\text { BIT }}$ will also change to logic 0 for an over-velocity condition, because the converter loop cannot maintain input-output or if the converter malfunctions where it cannot maintain the loop at a null. BIT will also be set if a total Loss-of-Signal (LOS) and/or a Loss-ofReference (LOR) occurs.

## DYNAMIC PERFORMANCE

A Type II servo loop $(\mathrm{Kv}=\infty)$ and very high acceleration constants give the SDC-14560 superior dynamic performance, as listed in TABLE 2. If the power supply voltages are not the $\pm 15 \mathrm{~V}$ DC nominal values, the specified input rates will increase or decrease in proportion to the fractional change in voltage. A Control Loop Block Diagram is shown in FIGURE 7, and an Open Loop Bode Plot is shown in FIGURE 8. The values of the transfer function coefficients are shown in TABLE 3.

An inhibit input, regardless of its duration, does not affect the converter update. A simple method of interfacing to a computer asynchronously to CB is: (A) apply the inhibit, (B) wait $0.5 \mu \mathrm{~s}$ min., (C) transfer the data and (D) release the inhibit.

| TABLE 3. DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | UNITS | BANDWIDTH |  |  |  |  |  |  |  |
|  |  | 400 HZ |  |  |  | 60 HZ |  |  |  |
| RESOLUTION | BITS | 10 | 12 | 14 | 16 | 10 | 12 | 14 | 16 |
| Input Frequency | Hertz | 360-1000 |  |  |  | 47-1000 |  |  |  |
| Tracking Rate | RPS min | 160 | 40 | 10 | 2.5 | 40 | 10 | 2.5 | 0.61 |
| Bandwidth | Hertz | 220 | * | 54 | * | 40 | * | 14 | * |
| Ka | $1 / \mathrm{sec} 2 \mathrm{nom}$ | 81.2k | * | 12500 | * | 3 k | * | 780 | * |
| A1 | $1 / \mathrm{sec}$ nom | 2.0 | * | 0.31 | * | 0.29 | * | 0.078 | * |
| A2 | $1 / \mathrm{sec}$ nom | 40k | * | 40k | * | 10k | * | 10k | * |
| A | $1 / \mathrm{sec}$ nom | 285 | * | 112 | * | 55 | * | 28 | * |
| B | $1 / \mathrm{sec}$ nom | 52 | * | 52 | * | 13 | * | 13 | * |
| acc-1 LSB lag | Deg/sec2 nom | 28.4k | 7.1k | 275 | 69 | 1 k | 264 | 17.2 | 4.3 |
| Settling Time | ms max | 160 | 160 | 300 | 800 | 350 | 550 | 1400 | 3400 |

Note: * means the same as value to the left.

As long as the converter maximum tracking rate is not exceeded, there will be no lag in the converter output. If a step input occurs, as when the power is initially applied, the response will be critically damped. FIGURE 9 shows the response to a step input. After initial slewing at the maximum tracking rate of the converter, there is one overshoot (which is inherent in a Type II servo). The overshoot settling to final value is a function of the small signal settling time. For Velocity output, the simple filter shown in FIGURE 10 will eliminate the one overshoot for step velocity input and will filter the carrier frequency ripple.

## ANALOG OUTPUTS

The analog outputs are velocity (VEL) and AC error (e). Both outputs can swing $\pm 10 \mathrm{~V}$ min. with respect to ground when the voltage level of the $\pm 15 \mathrm{~V}$ power supplies are 15 V . The output level range changes proportionally if the power supply levels are not at 15 V .

The AC error, e, is proportional to the error $(\theta-\phi)$ with a scaling of $50 \mathrm{mV} / \mathrm{LSB}$ (10-bit mode), $25 \mathrm{mV} / \mathrm{LSB}$ (12-bit mode) $12.5 \mathrm{mV} /$ LSB (14-bit mode), and $6.3 \mathrm{mV} / \mathrm{LSB}$ (16-bit mode). Velocity output characteristics are listed in TABLE 4.


FIGURE 8. OPEN LOOP BODE PLOT


FIGURE 9. RESPONSE TO A STEP INPUT


FIGURE 7. CONTROL LOOP BLOCK DIAGRAM


FIGURE 10. VELOCITY FILTER

## VELOCITY OUTPUT

The Velocity output (VEL) from the SDC-14560 is a DC voltage proportional to angular velocity $\mathrm{d} \theta / \mathrm{dt}=\mathrm{d} \phi / \mathrm{dt}$. The velocity input is the second integrator, as shown in FIGURE 7. Its linearity is dependent solely on the linearity of the voltage controlled oscillator (VCO). Due to the highly linearized VEL output, the electromechanical tachometer can now be eliminated from motion control systems. Bandwidth (BW) and the acceleration constant (Ka) can be determined from the formulas shown:

$$
\begin{gathered}
\mathrm{BW}(\mathrm{~Hz})=\mathrm{BW}(\mathrm{rad} / \mathrm{sec}) / 2 \pi \\
\mathrm{Ka}=\mathrm{A}^{2}
\end{gathered}
$$

Outputs e and VEL are not required for normal operation of the converter. V is used as an internal DC reference with the direct input option. Maximum loading on V is 40k Ohm; maximum loading for e and VEL is 3 k Ohm. The velocity characteristics are shown in TABLES 4 and 5.

Output e is not closely controlled or characterized. Consult the factory for further information.

FIGURES 11, 12, 13 are the synchro, resolver, and direct input connection diagrams, respectively.

| TABLE 4. VELOCITY CHARACTERISTICS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | UNITS | STANDARD |  | HI LIN |  |
|  |  | TYP | MAX | TYP | MAX |
| Polarity |  | Positive for increasing angle. |  |  |  |
| Output Voltage | V | $\pm 13$ | $\pm 10 \mathrm{~m}$ | $\pm 13$ | $\pm 10 \mathrm{~min}$ |
| Voltage Scaling | RPS/10 V | See Voltage Scaling Table 5. |  |  |  |
| Scale Factor | \% | 10 | 15 | 10 | 15 |
| Scale Factor TC | PPM $/{ }^{\circ} \mathrm{C}$ | 100 | 200 | 100 | 200 |
| Reversal Error | \% | 1 | 2 | 0.5 | 0.7 |
| Reversal Error TC | PPM $/{ }^{\circ} \mathrm{C}$ | 25 | 50 | 25 | 50 |
| Linearity | \% output | 1 | 2 | 0.5 | 0.7 |
| Linearity TC | PPM/ ${ }^{\circ} \mathrm{C}$ | 25 | 50 | 25 | 50 |
| Zero Offset | mV | 15 | 40 | 15 | 40 |
| Zero Offset TC | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 25 | 50 | 25 | 50 |
| Load | kOhm | - | 3 min | - | 3 min |


| TABLE 5. VELOCITY VOLTAGE SCALING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BW | RESOLUTION <br> (values in RPS/Volt) |  |  |  |
|  | 10 | 12 | 14 | 16 |
|  | 16 | 4 | 1 | 0.25 |
| LO | 4 | 1 | 0.25 | 0.063 |

Note: If the resolution is changed while the input is changing, then the velocity output voltage and the digital output will have a transient until it settles to the new velocity scaling at a speed determined by the bandwidth. If additional information is required consult the factory.

| TABLE 6. OVERALL ACCURACY (MIN.) VS. RESOLUTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY | RESOLUTION PROGRAMMED TO: |  |  |  |
| GRADE | $\mathbf{1 0}$ BIT | $\mathbf{1 2}$ BIT | $\mathbf{1 4}$ BIT | $\mathbf{1 6}$ BIT |
| (MINUTES) |  |  |  |  |
| $\pm 1+1$ LSB | 22.1 | 6.3 | 2.3 | 1.3 |
| $\pm 2+1$ LSB | 23.1 | 7.3 | 3.3 | 2.3 |
| $\pm 4+1$ LSB | 25.1 | 9.3 | 5.3 | 4.3 |
| $\pm 6+1$ LSB | 27.1 | 11.3 | 7.3 | 6.3 |



FIGURE 11. SYNCHRO INPUT CONNECTION DIAGRAM


FIGURE 12. RESOLVER INPUT CONNECTION DIAGRAM


FIGURE 13. DIRECT INPUT CONNECTION DIAGRAM

## CT MODE

The SDC-14560 can also be used as a solid-state Control Transformer. This is analogous to the function of the rotary control transformer except here the rotary shaft input is replaced by a digital angle. Referring to the equation below, the output is an AC voltage (e) which varies as the sine of the difference between the analog input angle and the digital angle.

$$
e=\sin (\theta-\phi) \cos \omega t
$$

Control transformers are frequently used as error signal generators in closed servo loops. They are useful when digital remote control of a position servo must be accomplished.

FIGURE 14 illustrates a block diagram of the Control Transformer (CT) mode. The procedure to enable this function is to disable the up-down counter by setting $\overline{\mathrm{S}}$ (pin 30) to logic " 0 " and using the digital output lines (which are bidirectional) as digital inputs.

When the converter is functioning as a CT, the digital inputs are double buffered,EM is redefined as LM (LATCH MSBs), EL is redefined as LL (LATCH LSBs) and INH becomes LA (LATCH ALL). Data should be valid for the time any latch is enabled. See FIGURE's 16 \& 17 for timing diagrams.

## TRANSFORMERS

FIGURE 15 illustrates the Transformer Connection Diagram. These transformers are designed for the voltage follower buffer input option to the SDC-14560. However, the reference transformers may also be used with the solid-state buffer input options.

Passive transformers are considerably larger in size for 60 Hz than for 400 Hz . To minimize size, active transformers are utilized over passive devices for 60 Hz . These active 60 Hz transformers have op-amp outputs and require connection to a +15 V power supply.


FIGURE 14. CT MODE BLOCK DIAGRAM

400 Hz SYNCHRO TRANSFORMER T1 21044 OR 21045


400 Hz RESOLVER TRANSFORMER T1 21046 OR 21047 OR 21048


60 Hz SYNCHRO TRANSFORMER 24126


400 Hz REF TRANSFORMER 21049


60 Hz REF TRANSFORMER 24133


FIGURE 15. TRANSFORMER CONNECTION DIAGRAM


FIGURE 16. LL, LM, $\overline{\text { LA }}$ TIMING DIAGRAM (16-BIT)


FIGURE 17. LL, LM, $\overline{\text { LA }}$ TIMING DIAGRAM (8-BIT)

These external transformers are for use with converter modules with voltage follower buffer inputs.
400 Hz SYNCHRO AND RESOLVER TRANSFORMER DIAGRAMS (TIA AND TIB)
EACH TRANSFORMER CONSISTS OF TWO SECTIONS, TIA AND TIB

1. MECHANICAL OUTLINES


BOTTOM VIEWS

2.SCHEMATIC DIAGRAMS


## 2.SCHEMATIC DIAGRAM



## 60 Hz SYNCHRO AND REFERENCE TRANSFORMER DIAGRAMS

The mechanical outline is the same for the synchro input transformer (24126) and the reference input transformer (24133), except for the pins. Pins for the reference transformer are shown in parenthesis ( ) below. An asterisk * indicates that the pin is omitted.


FIGURE 18. TRANSFORMER MECHANICAL OUTLINES

| TABLE 7. SDC-14560 PIN CONNECTION/FUNCTIONS |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| 1 | S1(R) S1(S) V(X) | 36 | B |
| 2 | S2(R) S2(S) +C(X) | 35 | A |
| 3 | S3(R) S3(S) +S(X) | 34 | BIT |
| 4 | S4(R) - - | 33 | INH |
| 5 | 1 (MSB) | 32 | +15 V |
| 6 | 2 | 31 | -15 V |
| 7 | 3 | 30 | $\bar{S}$ |
| 8 | 4 | 29 | GND |
| 9 | 5 | 28 | +5 V |
| 10 | 6 | 27 | e |
| 11 | 7 | 26 | EM |
| 12 | 8 | 25 | EL |
| 13 | 9 | 24 | CB |
| 14 | 10 (LSB 10-BIT MODE) | 23 | VEL |
| 15 | 11 | 22 | 16 (LSB 16-BIT MODE) |
| 16 | 12 (LSB 12-BIT MODE) | 21 | 15 |
| 17 | 13 | 20 | RL |
| 18 | 14 (LSB 14-BIT MODE) | 19 | RH |
| Note: "(R)" means resolver, "(S)" means synchro, and "(X)" means direct. |  |  |  |



Notes:

1. Dimensions shown are in inches (mm).
2. Lead identification numbers are for reference only.
3. Lead cluster shall be centered within $\pm 0.01$ ( 0.25 ) of outline dimensions.

Lead spacing dimensions apply only at seating plane.
4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
5. Case is electrically floating.

FIGURE 19. SDC-14560 MECHANICAL OUTLINE 36-PIN DDIP (KOVAR)

## ORDERING INFORMATION

## SDC-1456X-XXXX

## Supplemental Process Requirements:

S = Pre-Cap Source Inspection
L $=100 \%$ Pull Test
Q $=100 \%$ Pull Test and Pre-Cap Source Inspection
K = One Lot Date Code
W = One Lot Date Code and PreCap Source Inspection
Y = One Lot Date Code and 100\% Pull Test
Z = One Lot Date Code, PreCap Source Inspection and 100\% Pull Test
Blank = None of the Above
Accuracy:
$2=4$ Minutes +1 LSB
$4=2$ Minutes +1 LSB
$5=1$ Minute +1 LSB
Process Requirements:
0 = Standard DDC Processing, no Burn-In (See table below.)
$1=$ MIL-PRF-38534 Compliant
$2=B^{\star}$
3 = MLL-PRF-38534 Compliant with PIND Testing
4 = MIL-PRF-38534 Compliant with Solder Dip
5 = MIL-PRF-38534 Compliant with PIND Testing and Solder Dip
$6=B^{*}$ with PIND Testing
$7=\mathrm{B}^{*}$ with Solder Dip
$8=$ B*$^{*}$ with PIND Testing and Solder Dip
9 = Standard DDC Processing with Solder Dip, no Burn-In (See table below.)
Temperature Grade/Data Requirements:
$1=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$2=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$3=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$4=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with Variables Test Data
$5=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ with Variables Test Data
$8=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ with Variables Test Data
Configuration:
$0=11.8 \mathrm{~V}, 400 \mathrm{~Hz}$, Synchro
$1=90$ V, 400 Hz , Synchro
$2=90 \mathrm{~V}, 60 \mathrm{~Hz}$, Synchro
$3=11.8 \mathrm{~V}, 400 \mathrm{~Hz}$, Synchro, Hi Lin Velocity
$4=26 \mathrm{~V}, 400 \mathrm{~Hz}$, Resolver
$5=11.8 \mathrm{~V}, 400 \mathrm{~Hz}$, Resolver
$6=11.8 \mathrm{~V}, 400 \mathrm{~Hz}$, Resolver, Hi Lin Velocity
$7=1 \mathrm{~V}, 400 \mathrm{~Hz}$, Direct Resolver
$8=1 \mathrm{~V}, 60 \mathrm{~Hz}$, Direct Resolver
$9=1 \mathrm{~V}, 400 \mathrm{~Hz}$, Direct Resolver, Hi Lin Velocity
*Standard DDC Processing with burn-in and full temperature test - see table below.

| STANDARD DDC PROCESSING |  |  |
| :---: | :---: | :---: |
| TEST | MIL-STD-883 |  |
|  | METHOD(S) | CONDITION(S) |
| INSPECTION | $2009,2010,2017$, and 2032 | - |
| SEAL | 1014 | A and C |
| TEMPERATURE CYCLE | 1010 | C |
| CONSTANT ACCELERATION | 2001 | 3000 g |
| BURN-IN | $1015,1030^{*}$ | Table 1 |

[^0]
## TRANSFORMER ORDERING INFORMATION

| TYPE | FREQ. | REF. VOLTAGE | $\begin{aligned} & \text { L-L } \\ & \text { VOLTAGE } \end{aligned}$ | PART NUMBERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | REF. <br> XFMR | SIGNAL XFMR |
| Synchro | 400 Hz | 115 V | 90 V | 21049 | 21045* |
| Synchro | 400 Hz | 26 V | 11.8 V | 21049 | 21045* |
| Resolver | 400 Hz | 115 V | 90 V | 21049 | 21048* |
| Resolver | 400 Hz | 26 V | 26 V | 21049 | 21047* |
| Resolver | 400 Hz | 26 V | 11.8 V | 21049 | 21046* |
| Synchro $\dagger$ | 60 Hz | 115 V | 90 V | $\begin{aligned} & 24133-1 \\ & 24133-3 \end{aligned}$ | $\begin{aligned} & 24126-1 \\ & 24126-3 \end{aligned}$ |

* The part number for each 400 Hz synchro or resolver isolation transformer includes two separate modules as shown in the outline drawings.
$\dagger 60 \mathrm{~Hz}$ synchro transformers are available in two temperature ranges:
$1=-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
$3=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.
Please visit our web site at www.ddc-web.com for the latest information.
${ }^{\circ}$ Data Device Corporation
105 Wilbur Place, Bohemia, New York, U.S.A. 11716-2482
For Technical Support - 1-800-DDC-5757 ext. 7771
Headquarters, N.Y., U.S.A. - Tel: (631) 567-5600, Fax: (631) 567-7358
Southeast, U.S.A. - Tel: (703) 450-7900, Fax: (703) 450-6610
West Coast, U.S.A. - Tel: (714) 895-9777, Fax: (714) 895-4988
United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264
Ireland - Tel: +353-21-341065, Fax: +353-21-341568
France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0) 1-41-16-3425
Germany - Tel: +49-(0)8141-349-087, Fax: +49-(0)8141-349-089
Japan - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689
World Wide Web - http://www.ddc-web.com


[^0]:    * WHEN APPLICABLE

