

# CY7C1381D CY7C1383D CY7C1383F

# 18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM

### Features

- Supports 133 MHz bus operations
- 512 K × 36 and 1 M × 18 common I/O
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O supply (V<sub>DDQ</sub>)
- Fast clock-to-output time □ 6.5 ns (133 MHz version)
- Provides high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- CY7C1381D available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1383D available in JEDEC-standard Pb-free 100-pin TQFP. CY7C1383F available in non Pb-free 165-ball FBGA package.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- ZZ sleep mode option

### **Functional Description**

The CY7C1381D/CY7C1383D/CY7C1383F is a 3.3 V, 512 K × 36 and 1 M × 18 synchronous flow through SRAMs, designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable (CE<sub>1</sub>), depth-expansion chip enables (CE<sub>2</sub> and CE<sub>3</sub>), burst control inputs (ADSC, ADSP, and ADV), write enables (BW<sub>x</sub>, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

The CY7C1381D/CY7C1383D/CY7C1383F allows interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

CY7C1381D/CY7C1383D/CY7C1383F operates from a +3.3 V core power supply while all outputs operate with a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

### **Selection Guide**


Description	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	210	175	mA
Maximum CMOS Standby Current	70	70	mA

198 Champion Court




# Logic Block Diagram – CY7C1381D

(512 K × 36)<sup>[1]</sup>



# Logic Block Diagram – CY7C1383D/CY7C1383F

(1 M × 18)<sup>[1]</sup>



#### Note

1. CY7C1383F have only 1 chip enable ( $\overline{CE}_1$ ).



### Contents


Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	7
Burst Sequences	8
Sleep Mode	8
Interleaved Burst Address Table	8
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	8
Truth Table	
Truth Table for Read/Write	10
Truth Table for Read/Write	10
IEEE 1149.1 Serial Boundary Scan (JTAG)	11
Disabling the JTAG Feature	11
Test Access Port (TAP)	11
PERFORMING A TAP RESET	11
TAP REGISTERS	
TAP Instruction Set	11
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	16
TAP DC Electrical Characteristics	
and Operating Conditions	
Identification Register Definitions	17

Scan Register Sizes	17
Instruction Codes	17
Boundary Scan Order	
Maximum Ratings	19
Operating Range	19
Neutron Soft Error Immunity	19
Electrical Characteristics	19
Capacitance	20
Thermal Resistance	
AC Test Loads and Waveforms	21
Switching Characteristics	22
Timing Diagrams	
Ordering Information	27
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Appendix: Silicon Errata Document for	
RAM9 (90-nm), 18-Mb (CY7C138*D)	
Synchronous & NoBL™ SRAMs	
Part Numbers Affected	
Product Status	31
Ram9 Sync/NoBL ZZ Pin,	
JTAG & Chip Enable Issues Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	-
PSoC Solutions	



### **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enable)





# Pin Configurations (continued)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BW <sub>C</sub>	BWB	$\overline{CE}_3$	BWE	ADSC	ADV	А	NC
В	NC/144M	А	CE <sub>2</sub>	BWD	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQPB
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
Е	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>B</sub>	DQB
F	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>B</sub>	DQ <sub>B</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
Κ	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
L	DQD	$DQ_D$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
М	DQD	$DQ_D$	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQA
Ν	DQPD	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA
Р	NC	NC/72M	А	А	TDI	A1	TDO	Α	А	А	А
R	MODE	NC/36M	А	А	TMS	A0	TCK	Α	А	А	А

### CY7C1381D (512 K × 36)

#### CY7C1383F (1 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BWB	NC	$\overline{CE}_3$	BWE	ADSC	ADV	А	А
В	NC/144M	А	CE <sub>2</sub>	NC	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQP <sub>A</sub>
D	NC	DQ <sub>B</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ <sub>A</sub>
Е	NC	DQB	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
F	NC	DQB	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ <sub>A</sub>
G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQ <sub>A</sub>
Н	V <sub>SS</sub>	NC	NC	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
ĸ	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
L	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
М	DQB	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
Ν	DQPB	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	NC
Р	NC	NC/72M	А	А	TDI	A1	TDO	Α	А	А	А
R	MODE	NC/36M	А	А	TMS	A0	TCK	A	А	А	A



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A		Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. A <sub>[1:0]</sub> feed the 2-bit counter.
<u>BW</u> <sub>A</sub> , <u>BW</u> <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub>		Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input Synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{BW}_{[A:D]}$ and $\overline{BWE}$ ).
CLK	Input Clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>		<b>Chip</b> enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input Synchronous	<b>Chip enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>		<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select or deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.
OE		Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input Synchronous	Advance input signal. Sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP		Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE		Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Asynchronous	<b>ZZ sleep input</b> . This active HIGH input places the device in a non time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs		<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQ <sub>s</sub> and DQP <sub>X</sub> are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$ .
DQP <sub>X</sub>		<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $\overline{BW}_X$ correspondingly.
MODE		<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull-up.



### Pin Definitions (continued)

Name	I/O	Description
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>SSQ</sub>	I/O Ground	Ground for the I/O circuitry.
TDO	JTAG Serial Output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin can be left unconnected. This pin is not available on TQFP packages.
TDI	Input	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V <sub>DD</sub> through a pull-up resistor. This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
тск	JTAG Clock	<b>Clock input to the JTAG circuitry</b> . If the JTAG feature is not being used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	-	<b>No connects</b> . Not internally connected to the die. 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.
V <sub>SS</sub> /DNU	Ground/DNU	This pin can be connected to ground or can be left floating.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

CY7C1381D/CY7C1383D/CY7C1383F supports secondary cache in systems using a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with the processo<u>r</u> address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\overline{BW_E})$  and byte write select  $(\overline{BW_X})$  inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable (OE) provide for easy bank selection and output tristate control. ADSP is ignored if  $CE_1$  is HIGH.

### Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are all asserted

active, and (2)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter and/or control logic, and later presented to the memory core. If the OE input is asserted LOW, the requested data is available at the data outputs with a maximum to t<sub>CDV</sub> after clock rise. ADSP is ignored if CE<sub>1</sub> is HIGH.

### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$  are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BW<sub>E</sub>, and BW<sub>X</sub>) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table for Read/Write on page 10 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. All I/O are tristated during a byte write. As this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/O must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated of  $\overline{OE}$ .

### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are all asserted active, (2) ADSC is asserted LOW, (3) <u>ADSP</u> is deasserted HIGH, and (4) the write input signals (<u>GW, BWE</u>, and <u>BW<sub>X</sub></u>) indicate a write access. ADSC is ignored if ADSP is active LOW.



The addresses presented are loaded into the address register and the burst counter, the control logic, or both, and delivered to the memory core The information presented to  $DQ_{[A:D]}$  is written into the specified address location. Byte writes are allowed. All I/O are tristated when a write is detected, even a byte write. Because this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/O must be tristated prior to the presentation of data to  $DQ_s$ . As a safety precaution, the data lines are tristated when a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

CY7C1381D/CY7C1383D/CY7C1383F provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{\text{ZZREC}}$  after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>≤</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	-	ns



### **Truth Table**

The truth table for CY7C1381D/CY7C1383D/CY7C1383F follows. <sup>[2, 3, 4, 5, 6]</sup>

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	$\overline{CE}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-State
Deselected Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-State
Deselected Cycle, Power Down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

X = Don't Care, H = Logic HIGH, L = Logic LOW.
 X = Don't Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
 OE is considered write the cycle.

6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



# **Truth Table for Read/Write**

The truth table for CY7C1381D read/write follows. [7, 8]

Function (CY7C1381D)	GW	BWE	BWD	BWc	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ <sub>A</sub> , DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B(DQ <sub>B</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte C (DQ <sub>C</sub> , DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ <sub>C</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write Byte D (DQ <sub>D</sub> , DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A,</sub> DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	L	L	Н	L

### **Truth Table for Read/Write**

The truth table for CY7C1383D/CY7C1383F read/write follows. [7, 8]

Function (CY7C1383D/CY7C1383F)	GW	BWE	BWB	BWA
Write Bytes D, C, A (DQ <sub>D</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

#### Notes

X=Don't Care, H = Logic HIGH, L = Logic LOW.
 The table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write is done based on which byte write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1381D/CY7C1383F incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

CY7C1381D/CY7C1383F contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO may be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to allow for fault isolation of the board level serial test path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state, when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction when it is shifted in, the TAP controller needs to be moved into the Update-IR state.



#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

#### IDCODE

The IDCODE instruction causes a vendor-specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is

still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data is shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tri-State

IEEE standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**




The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.



### **TAP Controller Block Diagram**







# TAP Timing

### **TAP AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[9, 10]</sup>	Description	Min	Мах	Unit			
Clock							
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns			
t <sub>TF</sub>	TCK Clock Frequency	-	20	MHz			
t <sub>TH</sub>	TCK Clock HIGH Time	20	-	ns			
t <sub>TL</sub>	TCK Clock LOW Time	20	-	ns			
Output Times							
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	-	10	ns			
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	-	ns			
Setup Times							
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	-	ns			
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	-	ns			
t <sub>CS</sub> Capture Setup to TCK Rise		5	-	ns			
Hold Times							
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	-	ns			
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	-	ns			
t <sub>CH</sub>	Capture Hold after Clock Rise	5	_	ns			

Notes


<sup>9.</sup> t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC test conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



# 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


# 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



### **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T\_A < +70 °C; V\_{DD} = 3.3 V ± 0.165 V unless otherwise noted)

Parameter [11]	Description	Test	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3 V	2.4	-	V
		I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	-	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	-	0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5 V	-	0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3 V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
Ι <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1381D (512 K × 36)	CY7C1383F (1 M × 18)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) [12]	01011	01011	Reserved for internal use.
Device Width (23:18) 165-ball FBGA	000001	000001	Defines the memory type and architecture.
Cypress Device ID (17:12)	100101	010101	Defines the width and density.
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

# Scan Register Sizes

Register Name	Bit Size (× 36)	Bit Size (× 18)
Instruction Bypass	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (165-ball FBGA package)	89	89

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures Input/Output ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures Input/Output ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note 12. Bit #24 is "1" in the register definitions for both 2.5 V and 3.3 V versions of this device.



# **Boundary Scan Order**

165-ball FBGA [13, 14]

Bit #	Ball ID	Bit #	Ball ID	Bit #	Ball ID
1	N6	31	D10	61	G1
2	N7	32	C11	62	D2
3	N10	33	A11	63	E2
4	P11	34	B11	64	F2
5	P8	35	A10	65	G2
6	R8	36	B10	66	H1
7	R9	37	A9	67	H3
8	P9	38	B9	68	J1
9	P10	39	C10	69	K1
10	R10	40	A8	70	L1
11	R11	41	B8	71	M1
12	H11	42	A7	72	J2
13	N11	43	B7	73	K2
14	M11	44	B6	74	L2
15	L11	45	A6	75	M2
16	K11	46	B5	76	N1
17	J11	47	A5	77	N2
18	M10	48	A4	78	P1
19	L10	49	B4	79	R1
20	K10	50	B3	80	R2
21	J10	51	A3	81	P3
22	H9	52	A2	82	R3
23	H10	53	B2	83	P2
24	G11	54	C2	84	R4
25	F11	55	B1	85	P4
26	E11	56	A1	86	N5
27	D11	57	C1	87	P6
28	G10	58	D1	88	R6
29	F10	59	E1	89	Internal
30	E10	60	F1		•

Notes 13. Balls which are NC (No Connect) are pre-set LOW. 14. Bit# 89 is pre-set HIGH.



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. For user guidelines, not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied
Supply Voltage on V <sub>DD</sub> Relative to GND–0.3 V to +4.6 V
Supply Voltage on $V_{DDQ}$ Relative to GND –0.3 V to +V_{DD}
DC Voltage Applied to Outputs in Tri-State0.5 V to $V_{DDQ}$ + 0.5 V
DC Input Voltage0.5 V to V <sub>DD</sub> + 0.5 V
Current into Outputs (LOW) 20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)> 2001 V Latch-up Current> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C		2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 10%	V <sub>DD</sub>

### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max <sup>[15]</sup>	Unit
LSBU	Logical Single-Bit Upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch Up	85 °C	0	0.1	FIT/ Dev

# **Electrical Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	Test Conditio	ns	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage			3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3 V I/O		3.135	V <sub>DD</sub>	V
		for 2.5 V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[16]</sup>	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[16]</sup>	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		-	5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DD,}$ Output Disa	abled	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	7.5 ns cycle, 133 MHz	-	210	mA
			10 ns cycle, 100 MHz	-	175	mA

Notes

15. No LMBU or SEL events occurred during testing; this column represents a statistical c2, 95% confidence limit calculation. For more details refer to Application Note AN54908, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates. 16. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (pulse width less than  $t_{CYC}/2$ ). 17.  $T_{power up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



### Electrical Characteristics (continued)

### Over the Operating Range

Parameter [16, 17]	Description	Test Conditions		Min	Max	Unit
I <sub>SB1</sub>	Automatic CE power-down Current – TTL Inputs	$ \begin{array}{l} Max \; V_{DD}, \text{Device Deselected}, \\ V_{IN} \geq V_{IH} \; \text{or} \; V_{IN} \leq V_{IL}, \; f = f_{MAX}, \end{array} $	7.5 ns cycle, 133 MHz	-	140	mA
		inputs switching	10 ns cycle, 100 MHz	_	120	
I <sub>SB2</sub>	Automatic CE power-down Current – CMOS Inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{Device Deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	All speeds	_	70	mA
I <sub>SB3</sub>	Automatic CE power-down Current – CMOS Inputs	$ \begin{array}{l} \mbox{Max } V_{DD}, \mbox{Device Deselected}, \\ V_{IN} \geq V_{DDQ} - 0.3 \ V \ or \ V_{IN} \leq 0.3 \ V, \end{array} $	7.5 ns cycle, 133 MHz	-	130	mA
		$f = f_{MAX}$ , inputs switching	10 ns cycle, 100 MHz	-	110	
I <sub>SB4</sub>	Automatic CE power-down Current – TTL Inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{Device Deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	All Speeds	-	80	mA

### Capacitance

Parameter <sup>[18]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
C <sub>IN</sub>		T <sub>A</sub> = 25 °C, f = 1 MHz,	5	9	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	9	pF
C <sub>IO</sub>	Input/Output capacitance		5	9	pF


### **Thermal Resistance**

Parameter <sup>[18]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	(junction to ambient)	Test conditions follow standard test methods and procedures for measuring		20.7	°C/W
$\Theta_{JC}$	Themai resistance	thermal impedance, in accordance with EIA/JESD51.	4.08	4.0	°C/W



### AC Test Loads and Waveforms







# **Switching Characteristics**

Over the Operating Range

Parameter <sup>[19, 20]</sup>				100 MHz		Unit
4	10.41	Min	Max	Min	Мах	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[21]</sup>	1	_	1	_	ms
Clock			•	•	•	-
t <sub>CYC</sub>	Clock cycle time	7.5	-	10	-	ns
t <sub>CH</sub>	Clock HIGH	2.1	-	2.5	-	ns
t <sub>CL</sub>	Clock LOW	2.1	-	2.5	-	ns
Output Times			•	•	•	-
t <sub>CDV</sub>	Data output valid after CLK rise	-	6.5	_	8.5	ns
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	-	2.0	-	ns
t <sub>CLZ</sub>	Clock to low Z [22, 23, 24]	2.0	-	2.0	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[22, 23, 24]</sup>	0	4.0	0	5.0	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.2	_	3.8	ns
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[22, 23, 24]</sup>	0	_	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[22, 23, 24]</sup>	_	4.0	_	5.0	ns
Setup Times						_1
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	1.5	-	ns
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	1.5	-	1.5	-	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.5	-	1.5	-	ns
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> setup before CLK rise	1.5	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.5	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup	1.5	-	1.5	-	ns
Hold Times			•	•	•	-
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	0.5	-	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	-	0.5	-	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>[A:D]</sub> hold after CLK rise	0.5	-	0.5	-	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	-	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	0.5	-	ns

Notes

19. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
20. Test conditions shown in (a) of Figure 4 on page 21 unless otherwise noted.
21. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.

22. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 4 on page 21. Transition is measured ±200 mV from steady-state voltage 23. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system condition.

24. This parameter is sampled and not 100% tested.



### **Timing Diagrams**




Figure 5. Read Cycle Timing <sup>[25]</sup>



### Timing Diagrams (continued)





Figure 6. Write Cycle Timing <sup>[26, 27]</sup>

Notes

26. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 27. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_X$  LOW.



### Timing Diagrams (continued)




Notes

28. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 29. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 30.  $\overline{GW}$  is HIGH.



### Timing Diagrams (continued)





**Notes** 31. Device must be deselected when entering ZZ mode. See Truth Table on page 9 for all possible signal conditions to deselect the device. 32. DQs are in high Z when exiting ZZ sleep mode.




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at t http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1381D-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1383D-133AXC			
	CY7C1381D-133AXI			Industrial
	CY7C1383D-133AXI			
	CY7C1383F-133BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	
100	CY7C1381D-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1381D-100BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial
	CY7C1381D-100BZXI		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	

### **Ordering Code Definitions**





### **Package Diagrams**




Figure 9. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050

- 1.40±0.05 12°±1° (8X) SEE DETAIL A 1 0.20 MAX. - 1.60 MAX. 0.10 SEATING PLANE ٥

1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH


3. DIMENSIONS IN MILLIMETERS


51-85050 \*D



### Package Diagrams (continued)

Figure 10. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES :

NUIES: SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CODE : BB0AC/BW0AC PACKAGE WEIGHT : SEE CYRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*F



# Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multi-Bit Upsets
LSB	Least Significant Bit
LSBU	Logical Single-Bit Upsets
MSB	Most Significant Bit
OE	Output Enable
SEL	Single Event Latch Up
SRAM	Static Random Access Memory
TAP	Test Access Port
ТСК	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# Appendix: Silicon Errata Document for RAM9 (90-nm), 18-Mb (CY7C138\*D) Synchronous & NoBL™ SRAMs

This section describes the Ram9 Sync/NoBL ZZ pin, JTAG and Chip Enable issues. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

#### Part Numbers Affected

Density & Revision	Package Type	Operating Range
18Mb-Ram9 Synchronous SRAMs: CY7C138*D	All packages	Commercial/ Industrial

#### Product Status

All of the devices in the Ram9 18Mb Sync/NoBL family are qualified and available in production quantities.

#### Ram9 Sync/NoBL ZZ Pin, JTAG & Chip Enable Issues Errata Summary

The following table defines the errata applicable to available Ram9 18Mb Sync/NoBL family devices.

Item	Issues	Description	Device	Fix Status
1.	ZZ Pin	When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	18M-Ram9 (90nm)	For the 18M Ram9 (90 nm) devices, there is no plan to fix this issue.
2.	JTAG Functionality	During JTAG test mode, the Boundary scan circuitry does not perform as described in the datasheet.However, it is possible to perform the JTAG test with these devices in "BYPASS mode".	18M-Ram9 (90nm)	This issue will be fixed in the new revision, which use the 65 nm technology. Please contact your local sales rep for availability.
3.	Chip Enable	The internal Chip Enable CE3# pad is floating instead of being tied to Ground. This floating input may cause unstable behavior of the device during normal mode of operation.	18M-Ram9 Synchronous SRAMs 119-ball BGA package option only (90nm)	This issue was fixed in the new revision of the device by a substrate change. Please contact your local sales rep for availability.



### 1. ZZ Pin Issue

#### PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

- TRIGGER CONDITIONS Device operated with ZZ pin left floating.
- SCOPE OF IMPACT When the ZZ pin is left floating, the device delivers incorrect data.
- WORKAROUND Tie the ZZ pin externally to ground.
- FIX STATUS

Fix was done for the 72Mb RAM9 Synchronous SRAMs and 72M RAM9 NoBL SRAMs devices. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.

#### 2. JTAG Functionality

PROBLEM DEFINITION

The problem occurs only when the device is operated in the JTAG test mode.During this mode, the JTAG circuitry can perform incorrectly by delivering the incorrect data or the incorrect scan chain length.

#### ■ TRIGGER CONDITIONS

Several conditions can trigger this failure mode.

- 1. The device can deliver an incorrect length scan chain when operating in JTAG mode.
- 2. Some Byte Write inputs only recognize a logic HIGH level when in JTAG mode.
- 3. Incorrect JTAG data can be read from the device when the ZZ input is tied HIGH during JTAG operation.

#### ■ SCOPE OF IMPACT

The device fails for JTAG test. This does not impact the normal functionality of the device.

WORKAROUND

Perform JTAG testing with these devices in "BYPASS mode".
 Do not use JTAG test.



#### 3. Chip Enable Issue

PROBLEM DEFINITION

The die used for CY7C138\*D has three Chip Enables, CE1#, CE2 and CE3#. The devices having part numbers CY7C138\*D (with 119-ball BGA package option only) utilize a single Chip Enable (CE1#) signal. CE2 and CE3# signals which are unused should be internally connected to Vcc and Ground respectively to keep them in "enabled" state, thus allowing CE1# to have full control of the chip. The internal Chip Enable CE3# pad is floating instead of being tied to Ground. This state of CE3# signal can result in incorrect or undesirable operation of the SRAM.

TRIGGER CONDITIONS

There are no specific trigger conditions. The issue can occur at any time during the normal operation of the device.

- SCOPE OF IMPACT This issue affects the normal functionality, and can cause unstable operation of the device.
- WORKAROUND Use the fixed revision of the device.
- FIX STATUS

Fix was done for all the devices having this issue and was involved re-design of the substrate in order to have CE2 and CE3# pads bonded to Vcc and Ground lines respectively in the substrate. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.

#### Table 1. List of Affected Devices and the new revision

Revision after the Fix	New Revision after the Fix
CY7C138*D (119-ball BGA package)	CY7C138*F (119-ball BGA package)



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	254518	RKF	See ECN	New data sheet
*A	288531	SYT	See ECN	Updated Features (Removed 117 MHz speed bin). Updated Selection Guide (Removed 117 MHz speed bin). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Edited description fo non-compliance with 1149.1) Updated Electrical Characteristics (Removed 117 MHz speed bin). Updated Switching Characteristics (Removed 117 MHz speed bin). Updated Ordering Information (Added Pb-free information for 100-pin TQF 119-ball BGA and 165-ball FBGA package) and added comment of 'Pb-free BG packages availability' below the Ordering Information.
*B	326078	PCI	See ECN	Changed status from Preliminary to Final. Updated Pin Configurations (Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard). Updated TAP Instruction Set (Changed description of OVERVIEW and EXTEST sub-sections, added a sub-section EXTEST Output Bus Tri-State Updated Identification Register Definitions (Splitted Device Width (23:18) ro into two rows Device Width (23:18) 119-ball BGA and another row Device Widt (23:18) 165-ball FBGA). Updated Electrical Characteristics (Modified test conditions for V <sub>OL</sub> , V <sub>OH</sub> parameters). Updated Thermal Resistance (Changed $\Theta_{JA}$ for 100-pin TQFP Package from 6 °C/ to 4.08 °C/W, changed $\Theta_{JC}$ for 100-pin TQFP Package from 6 °C/ to 4.08 °C/W, changed $\Theta_{JC}$ for 119-ball BGA Package from 45 °C/W to 23.8 °C/W, changed $\Theta_{JC}$ for 119-ball BGA Package from 7 °C/W to 6.2 °C// changed $\Theta_{JA}$ for 165-ball FBGA Package from 46 °C/W to 20.7 °C/W, changed $\Theta_{JC}$ for 165-ball FBGA Package from 3 °C/W to 4.0 °C/W). Updated Ordering Information (Updated part numbers) and removed comme of 'Pb-free BG packages availability' below the Ordering Information.
*C	351895	PCI	See ECN	Updated Ordering Information (Updated part numbers).
*D	416321	NXR	See ECN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Updated Electrical Characteristics (Changed description of I <sub>X</sub> parameter from Input Load Current to Input Leakage Current, changed the minimum value I <sub>X</sub> parameter corresponding to Input Current of MODE from $-5 \mu$ A to $-30 \mu$ changed the maximum value of I <sub>X</sub> parameter corresponding to Input Current of MODE from $30 \mu$ A to $5 \mu$ A, changed the minimum value of I <sub>X</sub> parameter corresponding to Input Current of Z from $-30 \mu$ A to $-5 \mu$ A, changed the minimum value of I <sub>X</sub> parameter corresponding to Input Current of ZZ from $-30 \mu$ A to $-5 \mu$ A, changed the minimum value of I <sub>X</sub> parameter corresponding to Input Current of ZZ from $-30 \mu$ A to $-5 \mu$ A, changed the minimum value of I <sub>X</sub> parameter corresponding to Input Current of ZZ from $-30 \mu$ A to $-5 \mu$ A, changed the minimum value of I <sub>X</sub> parameter corresponding to Input Current of ZZ from 5 to $30 \mu$ A, Changed V <sub>IH</sub> $\leq V_{DD}$ to V <sub>IH</sub> $< V_{DD}$ in Note 17). Updated Ordering Information (Updated part numbers) and replaced Packa Name column with Package Diagram in the Ordering Information table.
*E	475009	VKN	See ECN	Updated TAP AC Switching Characteristics (Changed the minimum values $t_{TH}$ , $t_{TL}$ parameters from 25 ns to 20 ns and changed the maximum value $t_{TDOV}$ parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information (Updated part numbers).
*F	776456	VKN	See ECN	Added part numbers CY7C1381F and CY7C1383F and its related informat Added Note 1 regarding Chip Enable. Updated Ordering Information (Updated part numbers).



# Document History Page (continued)

Document Title: CY7C1381D/CY7C1383D/CY7C1383F, 18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM Document Number: 38-05544				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	2752731	VKN / PYRS	08/17/09	Added Neutron Soft Error Immunity. Updated Ordering Information (By including parts that are available) and modified the disclaimer for the Ordering information.
*H	2897182	NJY	03/22/2010	Updated Ordering Information (Removed inactive parts). Updated Package Diagrams.
*	3159479	NJY	02/01/2011	Updated Package Diagrams. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*J	3192403	NJY	03/10/2011	Updated in new template.
*K	3210400	NJY	03/30/2011	Updated Ordering Information (Removed pruned part CY7C1381F-133BGC
*L	3440174	NJY	11/16/2011	Updated Ordering Information (Added two part numbers CY7C1383D-133AX( and CY7C1383D-133AXI).
*M	3489571	NJY	01/10/2012	Updated Ordering Information (Added part number CY7C1383F-133BZI). Updated Package Diagrams.
*N	3578427	PRIT	04/11/2012	Updated Features (Removed CY7C1381F related information, removed 119-ball BGA package related information, removed 165-ball FBGA package related information for CY7C1383D, added 165-ball FBGA package related information for CY7C1383F). Updated Functional Description (Removed CY7C1381F related information, removed the Note "For best practices or recommendations, refer to the Cypress application note AN1064, <i>SRAM System Design <u>Gu</u>idelines</i> on www.cypress.com." and its reference, removed the Note "CE <sub>3</sub> , CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered onl in 1 chip enable."). Updated Logic Block Diagram – CY7C1381D (Removed CY7C1381F related information). Updated Pin Configurations (Removed CY7C1381F related information, removed 119-ball BGA package related information, removed 165-ball FBGA package related information, removed 165-ball FBGA package sonly. 119-ball BGA package related information for CY7C1383F). Updated Pin Definitions (Removed the Note "CE <sub>3</sub> , CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA package sonly. 119-ball BGA is offered only in 1 chip enable." and its reference). Updated Functional Overview (Removed CY7C1381F related information, removed the Note "CE <sub>3</sub> , CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in 1 chip enable." and its reference). Updated Truth Table (Removed CY7C1381F related information). Updated Truth Table for Read/Write (Removed CY7C1381F related information). Updated Truth Table for Read/Write (Removed CY7C1381F related information). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1381F and CY7C1383D related information). Wipdated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1381F and CY7C1383D related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Package Diagrams (Removed 119-ball BGA pa



# Document History Page (continued)

Document Title: CY7C1381D/CY7C1383D/CY7C1383F, 18-Mbit (512 K × 36/1 M × 18) Flow-Through SRAM Document Number: 38-05544						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*0	3945784	PRIT	03/27/2013	Updated Package Diagrams: spec 51-85180 – Changed revision from *E to *F.		
*P	3977530	PRIT	04/22/2013	Addded Appendix: Silicon Errata Document for RAM9 (90-nm), 18-Mb (CY7C138*D) Synchronous & NoBL™ SRAMs.		



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05544 Rev. \*P

Revised April 22, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.