

# CY7C143 CY7C133

#### **Features**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 2K x 16 organization
- 0.65-micron CMOS for optimum speed/power
- · High-speed access: 20ns
- Low operating power: I<sub>CC</sub> = 150 mA (typ.)
- · Fully asynchronous operation
- Master CY7C133 expands data bus width to 32 bits or more using slave CY7C143
- BUSY input flag on CY7C133; BUSY output flag on CY7C143
- · Available in 68-pin PLCC
- Pin-compatible and functionally equivalent to IDT7133 and IDT7143


# 2K x 16 Dual-Port Static RAM

#### **Functional Description**

The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C133 can be utilized as either a stand-alone 16-bit dual-port static RAM or as a master dual-port RAM in conjunction with the CY7C143 slave dual-port device in systems requiring 32-bit or greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable ( $\overline{CE}$ ), write enable ( $\overline{RW}_{UB}$ ,  $R/\overline{W}_{LB}$ ), and output enable ( $\overline{OE}$ ). BUSY signals that the port is trying to access the same location currently being accessed by the other port. An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{CE}$ ) pin.

The CY7C133 and CY7C143 are available in 68-pin PLCC.




1, CY7C133 (Master); BUSY is open drain output and requires pull-up resistor. CY7C143 (Slave): BUSY is input.



### **Pin Configuration**

### 68-Pin LCC/PLCC Top View



### **Selection Guide**

	7C133-20 7C143-20	7C133-25 7C143-25	7C133-35 7C143-35	7C133-55 7C143-55
Maximum Access Time (ns)	20	25	35	55
Typical Operating Current I <sub>CC</sub> (mA)	190	170	160	150
Typical Standby Current for I <sub>SB1</sub> (mA)	50	40	30	20

Shaded area contains preliminary information.

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guide lines, not tested.)
Storage Temperature65°C to +150°°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V

DC Input Voltage	3.5V to +7.0V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Commercial	0°C to +70°C	5V ± 10%	
Industrial	-40°C to +85°C	5V ± 10%	



# Electrical Characteristics Over the Operating Range<sup>[2]</sup>

					C133-			C133-2		
Parameter	Description	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4			2.4			٧
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 4.0 mA				0.4			0.4	V
		$I_{OL} = 16.0 \text{ mA}^{[3]}$	$I_{OL} = 16.0 \text{ mA}^{[3]}$			0.5			0.5	
VIH	Input HIGH Voltage			2.2			2.2			٧
V <sub>IL</sub>	Input LOW Voltage					0.8			0.8	٧
lix	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$		-5		+5	-5		+5	μА
loz	Output Leakage Cur- rent	$GND \le V_O \le V_{CC}$ , Output Disabled		-5		+5	5		+5	μА
los	Output Short Circuit Current <sup>[4,5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND				-200			-200	mA
lcc	V <sub>CC</sub> Operating Supply	CE = V <sub>IL</sub> ,	Com'l		190	300		170	250	mA
	Current	Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Ind.					170	290	
I <sub>SB1</sub>	Standby Current Both	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}^{[6]}$	Com'l		50	70		40	60	mA
	Ports, TTL Inputs		Ind.					40	75	
I <sub>SB2</sub>	Standby Current One	CE <sub>L</sub> or CE <sub>R</sub> ≥ V <sub>IH</sub> , Active Port	Com'l		120	180		100	140	mA
	Port, TTL Inputs	Outputs Open, f = f <sub>MAX</sub> [6]	Ind.					100	160	
I <sub>SB3</sub>	Standby Current Both	Both Ports CE <sub>L</sub> and CE <sub>R</sub> ≥	Com'l		3	15		3	15	mA
	Ports, CMOS Inputs	$V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0$	Ind.					3	15	
Port, CMOS inputs $0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or			Com'l		110	160		90	120	mA
		$V_{IN} \le 0.2V$ , Active Port Outputs Open, $f = f_{MAX}^{[6]}$	Ind.					90	140	

Shaded area contains preliminary information.

#### Notes:

Notes:

See the last page of this specification for Group A subgroup testing information.

BUSY pin only.

Duration of the short circuit should not exceed 30 seconds.

Tested initially and after any design or process changes that may affect these parameters.

At !=f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub> and using AC Test Waveforms input levels of GND to 3V.




# Electrical Characteristics Over the Operating Range<sup>[2]</sup> (continued)

					C133-		7C133-55 7C143-55			
Parameter	Description	Test Conditions		Min.	Тур.	Мах.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = <b>M</b> in., I <sub>OH</sub> = -4.0 mA		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 4.0 mA				0.4			0.4	٧
		I <sub>OL</sub> = 16.0 mA <sup>[3]</sup>				0.5		1	0.5	
V <sub>IH</sub>	Input HIGH Voltage			2.2			2.2	1		٧
V <sub>IL</sub>	Input LOW Voltage					0.8			0.8	٧
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$		5		+5	-5		+5	μА
loz	Output Leakage Cur- rent	GND $\leq V_O \leq V_{CC}$ , Output Disc	-5		+5	-5		5	μА	
los	Output Short Circuit Current <sup>[4,5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND				-200			-200	mA
lcc	V <sub>CC</sub> Operating Supply	CE = V <sub>IL</sub> ,	Com'l		160	230		150	220	mA
	Current	Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Ind.		160	260		150	250	
I <sub>SB1</sub>	Standby Current Both	$\overline{CE}_L$ and $\overline{CE}_H \ge V_{iH}$ , $f = f_{MAX}^{[6]}$	Com'l		30	50		20	40	mΑ
	Ports, TTL Inputs		Ind.		30	65		20	55	
I <sub>SB2</sub>	Standby Current One	CEL or CE <sub>R ≥</sub> V <sub>IH</sub> , Active Port	Com'l		85	125		75	110	mA
	Port, TTL Inputs	Outputs Open, f = f <sub>MAX</sub> <sup>[6]</sup>	Ind.		85	140		75	125	
I <sub>SB3</sub>	Standby Current Both	Both Ports CE <sub>L</sub> and CE <sub>R</sub> ≥	Com'l		3	15		3	15	mA
	Ports, CMOS Inputs	$V_{CC} - 0.2V, V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V, f = 0$	Ind.		3	15		3	15	
I <sub>SB4</sub> Standby Current One One Port CE <sub>L</sub> c Port, CMOS Inputs 0.2V, V <sub>IN</sub> ≥ V <sub>CI</sub>		One Port $\overrightarrow{CE}_L$ or $\overrightarrow{CE}_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or	Com'l		80	105		70	90	mA
		$V_{IN} \le 0.2V$ , Active Port Outputs Open, $f = f_{MAX}^{(6)}$	Ind.		80	120		70	105	

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
Cout	Output Capacitance		10	pF

# **AC Test Loads and Waveforms**





### Switching Characteristics Over the Operating Range<sup>[7]</sup>

			33-20 43-20	7C133-25 7C143-25		7C133-35 7C143-35		7C133-55 7C143-55		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE						•			
t <sub>RC</sub>	Read Cycle Time	20		25		35		55		ns
t <sub>AA</sub>	Address to Data Valid <sup>[8]</sup>		20		25		35		55	กร
<sup>t</sup> oha	Data Hold from Address Change	0		0		0		0		ns
tACE	CE LOW to Data Valid <sup>[8]</sup>		20		25		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[8]</sup>		15		20		25		30	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9, 10,11]</sup>	3		3		3		3		กร
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 10,11]</sup>		15		15		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9, 10,11]</sup>	3		3		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 10,11]</sup>	<b> </b>	15		15		20		20	ns
t <sub>PU</sub>	CE LOW to Power-Up <sup>[11]</sup>	0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down <sup>[11]</sup>		25		25		25		25	ns
WRITE CYC	LE <sup>[12]</sup>		·		<del></del>			·		1
twc	Write Cycle Time	20		25		35		55		ns
†SCE	CE LOW to Write End	20		20		25		40		ns
t <sub>AW</sub>	Address Set-Up to Write End	20		20		25		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0	1	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	20	<u> </u>	20		25		35		ns
t <sub>SD</sub>	Data Set-Up to Write End	15	-	15		20		20	_	ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
tHZWE	R/W LOW to High Z <sup>[10,11]</sup>		15		15		20		20	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z <sup>[10,11]</sup>	0		0		0		0	<u> </u>	ns

Shaded area contains preliminary information.

#### Note:

- 7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified lo<sub>L</sub>/l<sub>OH</sub> and 30-pF load capacitance.
   8. AC Test Conditions use V<sub>OH</sub> = 1.6V and V<sub>OL</sub> = 1.4V.
   9. At any given temperature and voltage condition for any given device, t<sub>LZCE</sub> is less than t<sub>HZCE</sub> and t<sub>LZCE</sub> is less than t<sub>HZCE</sub>.
   10. t<sub>LZCE</sub>, t<sub>LZCE</sub>, t<sub>LZCE</sub>, t<sub>LZCE</sub>, t<sub>LZCE</sub> and t<sub>HZCE</sub> are tested with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.

- voltage:

  11. This parameter is guaranteed but not tested.

  12. The internal write time of the memory is defined by the overlap of CS LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input sel-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




### Switching Characteristics Over the Operating Range<sup>[7]</sup> (continued)

			33-20 43-20		33-25 43-25				33-55 43-55	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY/INTER	RRUPT TIMING (For Master CY7C133)	)		•	•	!				
t <sub>BLA</sub>	BUSY Low from Address Match		20		25		35		50	ns
t <sub>BHA</sub>	BUSY High from Address Mismatch		20		20		30		40	ns
t <sub>BLC</sub>	BUSY Low from CE LOW		20		20	_	25		35	ns
<sup>†</sup> внс	BUSY High from CE HIGH		20		20		20		30	ns
twop	Write Pulse to Data Delay[13]		50		50		60		80	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid <sup>[13]</sup>		35		35		45		55	ns
t <sub>BDD</sub>	BUSY High to Valid Data[14]		Note 14		Note 14		Note 14		Note 14	ns
t <sub>PS</sub>	Arbitration Priority Set Up Time[15]	5		5		5		5		ns
BUSY TIMIN	G (For Slave CY7C143)			•						
twB	Write to BUSY <sup>[16]</sup>	0		0		0		0		ns
t <sub>WH</sub>	Write Hold After BUSY <sup>[17]</sup>	20		20		25		30		ns
twoo	Write Pulse to Data Delay[18]		50		50		60		80	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid <sup>[18]</sup>		35		35		45		55	ns

Shaded area contains preliminary information.

### **Switching Waveforms**

Read Cycle No.1 [19.20]



#### Notes:

- Notes:

  13. Port-to-port delay through RAM cells from writing port to reading port. Refer to timing waveform of "Read with BUSY, Master: CY7C133."

  15. To ensure that the earlier of the two ports wins.

  16. To ensure that the cycle is inhibited during contention.

  17. To ensure that a write cycle is completed after contention.


  18. Port-to-port delay through RAM cells from writing port to reading port. Refer to timing waveform of "Read with Port-to-port Delay."

  19. RAW is HIGH for read cycle.


  20. Device is continuously selected, CE = V<sub>IL</sub> and OE = V<sub>IL</sub>.



Read Cycle No. 2 [19, 21]



Read Cycle No. 3 [20]




Note:


21. Address valid prior to or coincidence with CE transition LOW.



Timing Waveform of Read with Port-to-port Delay No. 4 (For Slave CY7C143) [22, 23, 24]



Write Cycle No. 1 (OE Three-States Data I/Os - Either Port) [15, 25]




### Notes:

- 22. Assume BUSY input at V<sub>IH</sub> for the writing port and at V<sub>IL</sub> for the reading port.I
  23. Write cycle parameters should be adhered to in order to ensure proper writing.
  24. Device is continuously enabled for both ports.
  25. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or t<sub>HZWE</sub> + t<sub>SD</sub> to allow the data I/O plns to enter high impedance and for data to be placed on the bus for the required t<sub>SD</sub>.




Write Cycle No. 2 (R/W Three-States Data I/Os-Either Port) [21, 26]




Busy Timing Diagram No. 1 (CE Arbitration)

#### CEL Valid First:



#### **CER Valid First:**




Note

26. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.




### Busy Timing Diagram No. 2 (Address Arbitration)

#### Left Address Valid First:




### Right Address Valid First:



#### **Busy Timing Diagram No. 3**

### Write with BUSY (For Slave CY7C143)





#### Architecture

The CY7C133 (master) and CY7C143 (slave) consist of an array of 2K words of 16 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, RW). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. The CY7C133 and CY7C143 have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

#### **Functional Description**

#### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Two R/W pins (R/W\_UB and R/W\_UB) are used to separate the upper and lower bytes of IO. Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flow through delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port topp after the data is presented on the other port.

#### **Read Operation**

When reading the device, the user must assert both the OE and CE pins. Data will be available t<sub>ACE</sub> after CE or t<sub>DOE</sub> after OE is asserted.

#### Busy

The CY7C133 (master) provides on-chip arbitration to resolve simultaneous memory location access (contention). *Table 2* shows a summery of conditions where BUSY is asserted. If both ports' CEs are asserted and an address match occurs within  $t_{\rm PS}$  of each other, the busy logic will determine which port has access. If  $t_{\rm PS}$  is violated, one port will definitely gain permission to the location, but which one is not predictable. BUSY will be asserted  $t_{\rm BLA}$  after an address match or  $t_{\rm BLC}$  after CE is taken LOW. The results of all eight arbitration possibilities are summarized in *Table 3*. BUSY is an open drain output and requires a pull-up resistor.

One master and as many slaves as necessary may be connected in parallel to expand the data bus width in 16 bit increments. The BUSY output of the master is connected to the BUSY input of the slave. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>). Otherwise, the slave chip may begin a write cycle during a contention situation.

#### Flow-Through Operation


The CY7C133/143 has a flow through architecture that facilitates repeating (actually extending) an operation when a BUSY is received by a losing port. The BUSY signal should be interpreted as a NOT READY. If a BUSY to a port is active, the port should wait for BUSY to go inactive, and then extend the operation it was performing for another cycle. The timing diagram titled, "Timing waveform with port to port delay" illustrates the case where the right port is writing to an address and the left port reads the same address. The data that the right port has just written flows through to the left, and is valid either  $t_{\rm DDD}$  after the falling edge of the write strobe of the left port, or  $t_{\rm DDD}$  after the data being written becomes stable.

#### **Data Retention Mode**

The CY7C133/143 is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- 1. Chip enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  0.2V.
- Œ must be kept between V<sub>CC</sub> 0.2V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- The RAM can begin operation >t<sub>RC</sub> after V<sub>CC</sub> reaches the minimum operating voltage (4.5 volts).

#### Timing



Parameter	Test Conditions <sup>[27]</sup>	Max.	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2V	1.5	mA

#### Note:

27.  $\overline{CE} = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25^{\circ}C$ . This parameter is guaranteed but not tested



Table 1. Non-Contending Read/Write Control

	Con	trol		- V	O O		
R/W <sub>LB</sub>	R/W <sub>UB</sub>	CE	OE	VO <sub>0</sub> -VO <sub>8</sub>	I/Og-I/O <sub>17</sub>	Operation	
Х	х	Н	Х	High Z	High Z	Deselected: Power-Down	
Ļ	L	L	X	Data In	Data in	Write to Both Bytes	
L	Н	L	L	Data In	Data Out	Write Lower Byte, Read Upper Byte	
Н	L	L	L	Data Out	Data In	Read Lower Byte, Write Upper Byte	
L	Н	L	Н	Data In	High Z	Write to Lower Byte	
н	L	L	н	High Z	Data In	Write to Upper Byte	
Н	Н	L	L	Data Out	Data Out	Read to Both Bytes	
Н	Н	L	Н	High Z	High Z	High Impedance Outputs	

Table 2. Address BUSY Arbitration


	Inpu	its	Out	puts	
CEL	CER	Address <sub>L</sub> Address <sub>R</sub>	BUSY <sub>L</sub> BUSY <sub>R</sub>		Function
Х	×	No Match	н	Н	Normal
Н	×	Match	Н	Н	Normal
Х	Н	Match	Н	Н	Normal
L	L	Match	Note 28	Note 28	Write Inhibit <sup>[29]</sup>

#### Note:

- 28. The loser of the port arbitration will receive BUSY = "L" (BUSY<sub>L</sub> or BUSY<sub>R</sub> = "L"). BUSY<sub>L</sub> and BUSY<sub>S</sub> cannot both be LOW simultaneously.
- BUSY<sub>R</sub> cannot both be LOW simultaneously.

  29. Writes are inhibited to the left port when BUSY<sub>L</sub> is low. Writes are inhibited to the right port when BUSY<sub>R</sub> is low.

# 32-Bit Master/Slave Dual-Port Memory Systems





**Table 3. Arbitration Results** 

	Po	ort	Winning		
Case	Left	Right	Port	Result	
1	Read	Read	L	Both ports read	
2	Read	Read	R	Both ports read	
3	Read	Write	L	L port reads OK R port write inhibited	
4	Read	Write	R	R port writes OK L port data may be invalid	
5	Write	Read	L	L port writes OK R port data may be invalid	
6	Write	Read	R	R port reads OK L port write inhibited	
7	Write	Write	L	L port writes OK R port write inhibited	
8	Write	Write	R	R port writes OK L port write inhibited	

## Ordering Information

#### 2K x16 Master Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C133-20JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
25	CY7C133-25JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C133-25JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C133-35JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C133-35JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C133-55JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercia
	CY7C133-55JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial

Shaded area contains preliminary information.

### 2K x16 Slave Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C143-20JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
25	CY7C143-25JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-25JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C143-35JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-35JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial
55	CY7C143-55JC	J81	68-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C143-55JI	J81	68-Lead Plastic Leaded Chip Carrier	Industrial

Shaded area contains preliminary information.



### **MILITARY SPECIFICATIONS**

### **Group A Subgroup Testing** DC Characteristics

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
VOL	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
l <sub>IX</sub>	1, 2, 3
loz	1, 2, 3
Icc	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
I <sub>SB3</sub>	1, 2, 3
I <sub>SB4</sub>	1, 2, 3

#### **Switching Characteristics**

Parameter	Subgroups
READ CYCLE	
t <sub>BC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
WRITE CYCLE	
twc	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11
BUSY/INTERRUI	PT TIMING
t <sub>BLA</sub>	7, 8, 9, 10. 11
t <sub>BHA</sub>	7, 8, 9, 10, 11
<sup>t</sup> BLC	7, 8, 9, 10, 11
t <sub>BHC</sub>	7, 8, 9, 10. 11
t <sub>PS</sub>	7, 8, 9, 10, 11
twins	7, 8, 9, 10, 11
teins	7, 8, 9, 10, 11
tins	7, 8, 9, 10, 11
toine	7, 8, 9, 10, 11
teina	7, 8, 9, 10, 11
tine	7, 8, 9, 10, 11
BUSY TIMING	
t <sub>WB</sub> <sup>[30]</sup>	7, 8, 9, 10, 11
t <sub>WH</sub>	7, 8, 9, 10, 11
t <sub>BDD</sub>	7, 8, 9, 10, 11

Note: 30. CY7C143 only.

Document #: 38-00414-A