

### Features

- Fast Read Access Time 150 ns
- Fast Byte Write 200 µs or 1 ms
- Self-Timed Byte Write Cycle
  - Internal Address and Data Latches
    - Internal Control Timer
- Automatic Clear Before Write
- Direct Microprocessor Control
- Low Power
  - 30 mA Active Current
- 100 μA CMOS Standby Current
- High Reliability
  - Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
  - Data Retention: 10 Years
- + 5V  $\pm$  10% Supply
- CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial, Industrial and Military Temperature Ranges

## Description

The FT28C16 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The FT28C16 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with reliable Atmel die. *(continued)* 

## **Pin Configurations**

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

LCC/"J"L Top View	_CC
' ^	
NC VCC	z
(400-0-0	
$ \begin{array}{c} A6 \\ A5 \\ A5 \\ A4 \\ 7 \\ A3 \\ 8 \\ A2 \\ 9 \\ A1 \\ 10 \\ A0 \\ 11 \\ NC \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12$	$\begin{array}{c c} 29 & A8 \\ 28 & A9 \\ 27 & NC \\ 26 & NC \\ 25 & OE \\ 24 & A10 \\ 23 & CE \\ 22 & VO7 \\ 22 & VO7 \\ 23 & CF \\ 24 & CF \\ 24 & CF \\ 24 & CF \\ 25 & CF \\ 24 & CF \\ 25 & CF \\ 24 & CF \\ 25 & CF \\ 25 & CF \\ 26 & CF \\ 27 & CF \\ 27 & CF \\ 28 & CF \\ 28 & CF \\ 29 & CF \\ 29 & CF \\ 20 &$
6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	07 21 1/06 □ \$07

24 A10 23 CE 22 V07 2 21 V06 3 3 5 5

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

CDIL/FP Top View				
	$\square$		1	
A7 🗆	1	24	vcc	
A6 🗆	2	23	- A8	
A5 🗌	3	22	<u>A9</u>	
A4 🗌	4	21	WE	
A3	5	20	OE	
A2 _	6	19	<u>A1</u> 0	
A1	7	18	CE	
A0	8	17	1/07	
I/O0	9	16	<u> </u>	
I/O1	10	15	l/05	
I/O2	11	14	l/04	
GND C	12	13	l/O3	
	L		1	

# 16K (2K x 8) Parallel EEPROMs


## FT28C16

The FT28C16 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The end of a write cycle can be determined by DATA POLLING of  $I/O_7$ . Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100  $\mu$ A.

Force's 28C16 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32 bytes of EEPROM are available for device identification or tracking.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

#### **Device Operation**

**READ:** The FT28C16 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

**BYTE WRITE:** Writing data into the FT28C16 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or CE); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

**FAST BYTE WRITE:** The FT28C16E offers a byte write time of 200  $\mu$ s maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

**DATA POLLING:** The FT28C16 provides DATA POLLING to signal the completion of a write cycle. During a write

cycle, an attempted read of the data being written results in the complement of that data for  $I/O_7$  (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

**WRITE PROTECTION:** Inadvertent writes to the device are protected against in the following ways: (a)  $V_{CC}$  sense—if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power on delay—once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write; and (c) write inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

**CHIP CLEAR**: The contents of the entire memory of the FT28C16 may be set to the high state by the CHIP CLEAR operation. By setting CE low and OE to 12 volts, the chip is cleared when a 10 msec low pulse is applied to WE.

**DEVICE IDENTIFICATION:** An extra 32 bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12 \pm 0.5V$  and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.

## DC and AC Operating Range

		FT28C16-15
Operating	Com.	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%

## **Operating Modes**

Mode	CE	OE	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	Х	V <sub>IH</sub>	Х	High Z
Chip Erase	V <sub>IL</sub>	V <sub>H</sub> <sup>(3)</sup>	V <sub>IL</sub>	High Z

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to AC Programming Waveforms.

3.  $V_{H} = 12.0V \pm 0.5V$ 

### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3\text{V} \text{ to } \text{V}_{\text{CC}} + 1.1$	0V		100	μA
			Com.		2	mA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$CE = 2.0V \text{ to } V_{CC} + 1.0V$	Ind.		3	mA
		f = 5 MHz; I <sub>OUT</sub> = 0 mA	Com.		30	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current AC	$CE = V_{IL}$	Ind.		45	mA
VIL	Input Low Voltage				0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V


OUTPUT

100 pF

## **AC Read Characteristics**

		FT28C	FT28C16-15		
Symbol	Parameter	Min	Max	Units	
t <sub>ACC</sub>	Address to Output Delay		150	ns	
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		150	ns	
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	10	70	ns	
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE High to Output Float	0	50	ns	
t <sub>OH</sub>	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		ns	

## AC Read Waveforms<sup>(1)(2)(3)(4)</sup>



- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

#### **Input Test Waveforms and Output Test Load** Measurement Level 5.0V 3.0V -AC AC 1.8K DRIVING 1.5V MEASUREMENT LEVELS LEVEL 0.0V 1.3 t<sub>R</sub>, t<sub>F</sub> < 20 ns

## **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$


Note: 1. This parameter is characterized and is not 100% tested.

## **AC Write Characteristics**


Symbol	Parameter		Min	Тур	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time		10			ns
t <sub>AH</sub>	Address Hold Time		50			ns
t <sub>WP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )		100		1000	ns
t <sub>DS</sub>	Data Set-up Time		50			ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time		10			ns
t <sub>CS</sub> , t <sub>CH</sub>	$\overline{CE}$ to $\overline{WE}$ and $\overline{WE}$ to $\overline{CE}$ Set-up and Hol	d Time	0			ns
		FT28C16		0.5	1.0	ms
t <sub>wc</sub>	Write Cycle Time	FT28C16E		100	200	μs

## **AC Write Waveforms**

#### WE Controlled



## **CE** Controlled



FT28C16


## Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>wR</sub>	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Characteristics.


## **Data Polling Waveforms**



## **Chip Erase Waveforms**



$$\begin{split} t_S &= t_H = 1 \; \mu \text{sec (min.)} \\ t_W &= 10 \; \text{msec (min.)} \\ V_H &= 12.0V \pm 0.5V \end{split}$$



FT28C16

t <sub>ACC</sub>	I <sub>CC</sub>	<u>(</u> mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	FT28C16(E)-15JC	32J	Commercial
			FT28C16(E)-15PC	24P6	(0°C to 70°C)
			FT28C16(E)-15SC	24S	
	45	0.1	FT28C16(E)-15JI	32J	Industrial
			FT28C16(E)-15PI	24P6	(-40°C to 85°C)
			FT28C16(E)-15SI	24S	

## **Ordering Information**<sup>(1)</sup>

Notes: 1. See Valid Part Numbers table below.

2. The 28C16 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns  $T_{AA}$  offering.

3. The 28C16 ceramic package offerings have been removed. New designs should utilize the 28C256 ceramic offerings.

#### **Valid Part Numbers**

The following table lists standard Force's products that can be ordered.


Device Numbers	Speed	Package and Temperature Combinations
FT28C16	15	JC, JI, PC, PI, SC, SI
FT28C16E	15	JC, JI, PC, PI, SC, SI
FT28C16	-	W

#### **Die Products**

Reference Section: Parallel EEPROM Die Products

Package Type			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)		
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
24S	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)		
w	Die		
Options			
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms		
E	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs		

## **Packaging Information**





Ashley Crt, Henley, Marlborough, Wilts, SN8 3RH UK **Tel: +44(0)1264 731200 Fax:+44(0)1264 731444** E-mail info@forcetechnologies.co.uk tech@forcetechnologies.co.uk sales@forcetechnologies.co.uk

www.forcetechnologies.co.uk

Unless otherwise stated in this SCD/Data sheet, Force Technologies Ltd reserve the right to make changes, without notice, in the products, Includ -ing circuits, cells and/or software, described or contained herein in order to improve design and/or performance. Force Technologies resumes no responsibility or liability for the use of any of these products, conveys no licence or any title under patent, copyright, or mask work to these products, and makes no representation or warranties that these products are free from patent, copyright or mask work infringement, unless otherwise specified.

#### Life Support Applications

Force Technologies products are not designed for use in life support appliances, devices or systems where malfunction of a Force Technologies product can reasonably be expected to result in a personal injury. Force Technologies customers using or selling Force Technologies products for use in such applications do so at their own risk and agree to fully indemnify Force Technologies for any damages resulting from such improper use or sale.

All trademarks acknowledged

Copyright Force Technologies Ltd 2003