# IS41C8200A IS41LV8200A

# 2M x 8 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

APRIL 2004

**ISSI**®

#### FEATURES

- Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs
- Refresh Interval:
  -- 2.048 cvcles/32 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- Single power supply: 5V±10% or 3.3V ± 10%
- Byte Write and Byte Read operation via two CAS

#### **PRODUCT SERIES OVERVIEW**

Part No.	Refresh	Voltage
IS41C8200A	2K	5V ± 10%
IS41LV8200A	2K	3.3V ± 10%

#### PIN CONFIGURATION 28 Pin SOJ

#### vcc П 28 GND 27 1/07 I/O0 ∏ 2 26 1 1/06 I/O1 **I** 3 1/02 25 🔲 I/O5 4 I/O3 🔲 24 1/04 5 WE П 23 CAS 6 RAS [ 7 22 NC П 8 21 🗌 A9 A10 🔲 20 🗌 A8 9 A0 🔲 🗌 A7 10 19 A1 Π 11 18 A6 A2 П 12 17 🗌 A5 Р A3 13 16 🗌 A4 VCC 14 15 П GND

# Copyright © 2004 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

#### DESCRIPTION

The *ISSI* IS41C8200A and IS41LV8200A are 2,097,152 x 8bit high-performance CMOS Dynamic Random Access Memory. These devices offer an accelarated cycle access called EDO Page Mode. EDO Page Mode allows 2,048 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.

These features make the IS41C8200A and IS41LV8200A ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C8200A and IS41LV8200A are packaged in 28-pin 300-mil SOJ with JEDEC standard pinouts.

#### **KEY TIMING PARAMETERS**


Parameter	-50	-60	Unit
RAS Access Time (trac)	50	60	ns
CAS Access Time (tcac)	14	15	ns
Column Address Access Time (tAA)	25	30	ns
EDO Page Mode Cycle Time (tPc)	20	25	ns
Read/Write Cycle Time (tRc)	85	104	ns

#### **PIN DESCRIPTIONS**

A0-A10	Address Inputs
I/O0-7	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection



#### FUNCTIONAL BLOCK DIAGRAM



#### TRUTHTABLE

Function		RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Х	Х	Х	High-Z
Read		L	L	Н	L	ROW/COL	Dout
Write: Word (Early Write	e)	L	L	L	Х	ROW/COL	DIN
Read-Write		L	L	H→L	L→H	ROW/COL	Dout, Din
EDO Page-Mode Read	1st Cycle:	L	H→L	Н	L	ROW/COL	Dout
	2nd Cycle:	L	H→L	Н	L	NA/COL	Dout
EDO Page-Mode Write	1st Cycle:	L	H→L	L	Х	ROW/COL	Din
	2nd Cycle:	L	H→L	L	Х	NA/COL	DIN
EDO Page-Mode	1st Cycle:	L	H→L	H→L	L→H	ROW/COL	DOUT, DIN
Read-Write	2nd Cycle:	L	H→L	H→L	L→H	NA/COL	DOUT, DIN
Hidden Refresh	Read	$L \rightarrow H \rightarrow L$	L	Н	L	ROW/COL	Dout
	Write <sup>(1)</sup>	$L \rightarrow H \rightarrow L$	L	L	Х	ROW/COL	Dout
RAS-Only Refresh		L	Н	Х	Х	ROW/NA	High-Z
CBR Refresh		H→L	L	Х	Х	Х	High-Z

#### Note:

1. EARLY WRITE only.

#### **Functional Description**

The IS41C8200A and IS41LV8200A are CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 address bits. These are entered 11 bits (A0-A10) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter ten bits.

#### **Memory Cycle**

A memory cycle is initiated by bring  $\overrightarrow{RAS}$  LOW and it is terminated by returning both  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum trast time has expired. A new cycle must not be initiated until the minimum precharge time trap, tcp has elapsed.

#### **Read Cycle**

A read cycle is initiated by the falling edge of  $\overline{CAS}$  or  $\overline{OE}$ , whichever occurs last, while holding  $\overline{WE}$  HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, tcac and toEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

#### Write Cycle

A write cycle is initiated by the falling edge of  $\overline{CAS}$  and  $\overline{WE}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.

### Auto Refresh Cycle

To retain data, 2,048 refresh cycles are required in each 32 ms period. There are two ways to refresh the memory:

- 1. By clocking each of the 2,048 row addresses (A0 through A10) with RAS at least once every 32 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

 $\overline{CAS}$ -before- $\overline{RAS}$  is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

#### Power-On

After application of the Vcc supply, an initial pause of 200  $\mu$ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that  $\overline{RAS}$  track with Vcc or be held at a valid VIH to avoid current surges.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	5V 3.3V	-1.0 to +7.0 -0.5 to +4.6	V
Vcc	Supply Voltage	5V 3.3V	-1.0 to +7.0 -0.5 to +4.6	V
Ιουτ	Output Current		50	mA
PD	PowerDissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
Tstg	Storage Temperature		-55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
Vін	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0		Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0		0.8	V
		3.3V	-0.3	—	0.8	
TA	Commercial Ambient Temperature		0		70	°C

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A10(A11)	5	pF
CIN2	Input Capacitance: RAS, CAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O3	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz.

#### ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Vcc	Speed	Min.	Max.	Unit
lı∟	Input Leakage Current	Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = $0V$			-5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) $0V \le Vout \le Vcc$			-5	5	μA
Vон	Output High Voltage Level	Iон = -5.0 mA, Vcc = 5V Iон = -2.0 mA, Vcc = 3.3V			2.4	_	V
Vol	Output Low Voltage Level	Io∟ = 4.2 mA, Vcc = 5V Io∟ = 2 mA, Vcc = 3.3V			_	0.4	V
Icc1	Standby Current: TTL	$\overline{RAS}, \overline{CAS} \ge V_{IH}$ Commercial	5V 3.3V		_	1 1	mA
Icc2	Standby Current: CMOS	$\overline{\text{RAS}}, \overline{\text{CAS}} \ge \text{Vcc} - 0.2\text{V}$	5V 3.3V		_	1 1	mA
Іссз	Operating Current: Random Read/Write <sup>(2,3,4)</sup> Average Power Supply Current	RAS, CAS,Address Cycling, trc = trc (min.)		-50 -60	_	150 140	mA
Icc4	Operating Current: EDO Page Mode <sup>(2,3,4)</sup> Average Power Supply Current	RAS= VIL, CAS ≥ VIH trc = trc (min.)		-50 -60	_	150 140	mA
ICC5	Refresh Current: RAS-Only <sup>(2,3)</sup> Average Power Supply Current	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ ≥ VIH trc = trc (min.)		-50 -60	_	150 140	mA
Icc6	Refresh Current: CBR <sup>(2,3,5)</sup> Average Power Supply Current	RAS, CAS Cycling trc = trc (min.)		-50 -60	_	150 140	mA

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each EDO Page cycle.

5. Enables on-chip refresh and address counters.

#### AC CHARACTERISTICS<sup>(1,2,3,4,5,6)</sup>

(Recommended Operating Conditions unless otherwise noted.)

			50		60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Random READ or WRITE Cycle Time	85	—	104	_	ns
<b>t</b> RAC	Access Time from RAS <sup>(6, 7)</sup>	—	50	—	60	ns
tcac	Access Time from CAS <sup>(6, 8, 15)</sup>	_	14	_	15	ns
taa	Access Time from Column-Address <sup>(6)</sup>	_	25	_	30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
<b>t</b> RP	RAS Precharge Time	30	_	40	_	ns
tcas	CAS Pulse Width <sup>(23)</sup>	8	10K	10	10K	ns
tCP	CAS Precharge Time <sup>(9)</sup>	8	_	15	_	ns
tcsн	CAS Hold Time (21)	45	_	45	_	ns
trcd	RAS to CAS Delay Time <sup>(10, 20)</sup>	19	37	18	45	ns
tasr	Row-Address Setup Time	0	_	0	_	ns
<b>t</b> RAH	Row-Address Hold Time	9	_	10	_	ns
tasc	Column-Address Setup Time <sup>(20)</sup>	0	_	0	_	ns
<b>t</b> CAH	Column-Address Hold Time <sup>(20)</sup>	7	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	44	—	55	—	ns
<b>t</b> RAD	RAS to Column-Address Delay Time <sup>(11)</sup>	14	25	13	30	ns
<b>t</b> RAL	Column-Address to RAS Lead Time	25		30		ns
<b>t</b> RPC	RAS to CAS Precharge Time	5	_	5	_	ns
trsн	RAS Hold Time	14		13		ns
<b>t</b> RHCP	RAS Hold Time from CAS Precharge	30		35		ns
tclz	CAS to Output in Low-Z <sup>(15, 24)</sup>	0	_	0	_	ns
<b>t</b> CRP	CAS to RAS Precharge Time <sup>(21)</sup>	5	_	5	_	ns
tod	Output Disable Time <sup>(19, 24)</sup>	5	15	5	15	ns
toe	Output Enable Time <sup>(15, 16)</sup>		12		15	ns
toed	Output Enable Data Delay (Write)	8		13		ns
tоенс	OE HIGH Hold Time from CAS HIGH	7		7		ns
<b>t</b> OEP	OE HIGH Pulse Width	8		8		ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5		ns
trcs	Read Command Setup Time <sup>(17, 20)</sup>	0		0		ns
<b>t</b> RRH	Read Command Hold Time (referenced to RAS) <sup>(12)</sup>	0	_	0	_	ns
<b>t</b> RCH	Read Command Hold Time (referenced to $\overline{CAS}$ ) <sup>(12, 17, 21)</sup>	0		0		ns
twcн	Write Command Hold Time <sup>(17)</sup>	8	_	10	_	ns
twcr	Write Command Hold Time $(referenced to \overline{RAS})^{(17)}$	40	—	50	—	ns
twp	Write Command Pulse Width <sup>(17)</sup>	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	7		7	_	ns

#### AC CHARACTERISTICS (Continued)<sup>(1,2,3,4,5,6)</sup>

(Recommended Operating Conditions unless otherwise noted.)

		-{	50	-	60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trwl	Write Command to RAS Lead Time <sup>(17)</sup>	13		15	_	ns
tcw∟	Write Command to CAS Lead Time <sup>(17, 21)</sup>	8	_	10	_	ns
twcs	Write Command Setup Time <sup>(14, 17, 20)</sup>	0		0	_	ns
<b>t</b> DHR	Data-in Hold Time (referenced to $\overline{RAS}$ )	46	_	55	_	ns
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	ns
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle <sup>(18)</sup>	8	—	10	—	ns
tos	Data-In Setup Time <sup>(15, 22)</sup>	0	_	0	_	ns
tDH	Data-In Hold Time <sup>(15, 22)</sup>	8		10	_	ns
tRWC	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle <sup>(14)</sup>	64	—	79	_	ns
tcwD	CAS to WE Delay Time <sup>(14, 20)</sup>	25	_	32	_	ns
tawd	Column-Address to WE Delay Time <sup>(14)</sup>	37		47	_	ns
<b>t</b> PC	EDO Page Mode READ or WRITE Cycle Time	20	—	25	—	ns
<b>t</b> RASP	RAS Pulse Width in EDO Page Mode	50	100K	60	100K	ns
<b>t</b> CPA	Access Time from CAS Precharge <sup>(15)</sup>		30		32	ns
<b>t</b> PRWC	READ-WRITE Cycle Time <sup>(24)</sup>	59		63		ns
tсон	Data Output Hold after CAS LOW	5		5	_	ns
toff	Output Buffer Turn-Off Delay from CAS or RAS <sup>(13,15,19,24)</sup>	0	12	0	15	ns
twнz	Output Disable Delay from WE	3	10	3	10	ns
<b>t</b> CSR	CAS Setup Time (CBR REFRESH) <sup>(20, 25)</sup>	10		10	_	ns
<b>t</b> CHR	CAS Hold Time (CBR REFRESH) <sup>(21, 25)</sup>	10		10	_	ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	_	ns
<b>t</b> REF	Auto Refresh Period 2,048 Cycles	_	32	_	32	ms
tτ	Transition Time (Rise or Fall) <sup>(2, 3)</sup>	2	50	2	50	ns

#### **AC TEST CONDITIONS**

Output load: Two TTL Loads and 50 pF (Vcc =  $5.0V \pm 10\%$ ) One TTL Load and 50 pF (Vcc =  $3.3V \pm 10\%$ )

Input timing reference levels:  $V_{IH} = 2.4V$ ,  $V_{IL} = 0.8V$  (Vcc = 5.0V ±10%);  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$  (Vcc = 3.3V ±10%)

Output timing reference levels: VOH = 2.0V, VOL = 0.8V ( $Vcc = 5V \pm 10\%$ ,  $3.3V \pm 10\%$ )

## IS41C8200A IS41LV8200A




#### Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 2. Viн (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between ViH and Vi⊨ (or between Vi∟ and Vi⊨) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. If  $\overline{CAS}$  and  $\overline{RAS} = V_{IH}$ , data output is High-Z.
- 5. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD  $\geq$  tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either tRCH or tRRH must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to ViH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as  $\overline{\text{WE}}$  going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and top met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after top is met.
- 19. The I/Os are in open during READ cycles once top or toFF occur.
- 20. Determined by falling edge of  $\overline{CAS}$ .
- 21. Determined by rising edge of CAS.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or <u>READ-MODIFY-WRITE cycles</u>.
- 23. CAS must meet minimum pulse width.
- 24. The 3 ns minimum is a parameter guaranteed by design.
- 25. Enables on-chip refresh and address counters.

## IS41C8200A IS41LV8200A



#### READCYCLE




#### Note:

1. toff is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.




### READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




**ISSI**®


EARLY WRITE CYCLE (DE = DON'T CARE)






#### EDO-PAGE-MODE READ CYCLE











#### EDO-PAGE-MODE EARLY-WRITE CYCLE






### EDO-PAGE-MODE READ-EARLY-WRITE CYCLE






#### **AC WAVEFORMS**


READ CYCLE (With WE-Controlled Disable)




#### **RAS-ONLY REFRESH CYCLE** (OE, WE = DON'T CARE)



#### $\overline{CBR}$ REFRESH CYCLE (Addresses; $\overline{WE}$ , $\overline{OE}$ = DON'T CARE)



### **HIDDEN REFRESH CYCLE**<sup>(1)</sup> ( $\overline{WE}$ = HIGH; $\overline{OE}$ = LOW)





#### **ORDERING INFORMATION**

Commercial Range: 0°C to 70°C Voltage: 5V

Speed (ns)	Order Part No.	Package
50	IS41C8200A-50J	300-mil SOJ
60	IS41C8200A-60J	300-mil SOJ

#### Voltage: 3.3V

Speed (ns)	Order Part No.	Package
50	IS41LV8200A-50J	300-mil SOJ
60	IS41LV8200A-60J	300-mil SOJ