

# IC for System Reset Monolithic IC PST591~595 Series

October 15, 2004

## Outline

This IC functions in a variety of CPU systems and other logic systems, to detect supply voltage and reset the system accurately when the power is turned on or interrupted. It incorporates a fixed-delay time generation circuit. These are other system reset ICs such as PST574 and PST575 (both conventional). In particular, this IC is a low-reset type system reset IC having a counter timer comprising of analog/digital mixed circuits. PST591- 595 have a different delay time respectively.

## Features

- |  |   |
|--|---|
| 1. Fixed delay time setting by counter timer         |   |
| Excellent delay time temperature characteristics     | $\pm 800\text{ppm}/^\circ\text{C}$  |
| 2. Low operating limit voltage                       | 0.65V typ.  |
| 3. Hysteresis voltage provided for detection voltage | 50mV typ.   |
| 4. No-load current consumption                       | $I_{\text{CCL}}=300\mu\text{A}$ typ. $I_{\text{CCH}}=200\mu\text{A}$ typ. |
| 5. 5 models are available for different delay times. |   |

6. Each model has 9 detection voltage ranks.	PST591 50ms	PST594 400ms
	PST592 100ms	PST595 800ms
	PST593 200ms	
	C : 4.5V typ.	H : 3.1V typ.
	D : 4.2V typ.	I : 2.9V typ.
	E : 3.9V typ.	J : 2.7V typ.
	F : 3.6V typ.	K : 2.5V typ.
	G : 3.3V typ.	

## Packages

MMP-4A (PST59×□M)

TO-92A (PST59×□)


\*The box represents a rank of detection voltage.

(MMP-4A has a manual reset pin, which should be connected to GND or NC during normal operation.)


## Applications

1. Reset circuits for microcomputers, CPUs and MPUs
2. Reset circuits for logic circuits
3. Battery voltage check circuits
4. Back-up power supply switching circuits
5. Level detection circuits
6. Mechanical reset circuits

## Pin Assignment




<b>1</b>	V <sub>CC</sub>
<b>2</b>	GND
<b>3</b>	V <sub>OUT</sub>



<b>1</b>	V <sub>OUT</sub>
<b>2</b>	Manual Reset
<b>3</b>	V <sub>CC</sub>
<b>4</b>	GND

## Equivalent Circuit Diagram



## Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Units
Storage temperature	T <sub>STG</sub>	-40~+125	°C
Operating temperature	T <sub>OPR</sub>	-20~+75	°C
Power supply voltage	V <sub>CC</sub> max.	-0.3~10	V
Manual reset input voltage	V <sub>RES</sub> max.	-0.3~10	V
Allowable loss	P <sub>d</sub>	200 (MMP-4P) 300 (TO-92)	mW

## Electrical Characteristics (Ta=25°C) (Except where noted otherwise, resistance unit is Ω)

Item	Symbol	Measuring circuit	Measurement conditions	Min.	Typ.	Max.	Unit
Detection voltage	Vs	1	$R_L=470$ $V_{OL} \leq 0.4V$ $V_{CC}=H \rightarrow L$	C	4.3	4.5	4.7
				D	4.0	4.2	4.4
				E	3.7	3.9	4.1
				F	3.4	3.6	3.8
				G	3.1	3.3	3.5
				H	2.9	3.1	3.3
				I	2.75	2.90	3.05
				J	2.55	2.70	2.85
				K	2.35	2.50	2.65
Hysteresis voltage	$\Delta V_s$	1	$R_L=470, V_{CC}=L \rightarrow H \rightarrow L$	30	50	100	mV
Detection voltage temperature coefficient	$V_s/\Delta T$	1	$R_L=470, Ta=-20^{\circ}\text{C} \sim +75^{\circ}\text{C}$		$\pm 0.01$		$^{\circ}\text{C}$
Low-level output voltage	$V_{OL}$	1	$V_{CC}=V_s \text{ min.} -0.05V, R_L=470$		0.1	0.4	V
Output leakage current	$I_{OL}$	1	$V_{CC}=10V$			$\pm 0.1$	$\mu\text{A}$
Circuit current while on	$I_{CCL}$	1	$V_{CC}=V_s \text{ min.} -0.05V, R_L=\infty$		300	600	$\mu\text{A}$
Circuit current while off	$I_{CCH}$	1	$V_{CC}=V_s \text{ typ.} /0.85V, R_L=\infty$		200	350	$\mu\text{A}$
"H" transport delay time	tPLH	2	$R_L=4.7k$ $C_L=100\text{PF} *1$	PST591	30	50	75
				PST592	60	100	150
				PST593	120	200	300
				PST594	240	400	600
				PST595	480	800	1200
"L" transport delay time	tPHL	2	$R_L=4.7k, C_L=100\text{PF} *1$		10		$\mu\text{s}$
Operating power supply voltage	$V_{OPL}$	1	$R_L=4.7k, V_{OL} \leq 0.4V$		0.65	0.85	V
Output current while on 1	$I_{OL1}$	1	$V_{CC}=V_s \text{ min.} -0.05V, R_L=0$	8			mA
Output current while on 2	$I_{OL2}$	1	$Ta=-20^{\circ}\text{C} \sim +75^{\circ}\text{C}, R_L=0 *2$	6			mA
Manual reset pin	Input high voltage	$V_{RESH}$			2.0		V
	Input high current	$V_{RESH}$	$V_{RES}=2V$			80	$\mu\text{A}$
	Input low voltage	$V_{RESL}$				0.8	V

\*1 tPLH :  $V_{CC} = (V_s \text{ typ.} - 0.4V) \rightarrow (V_s \text{ typ.} + 0.4V)$ , tpHL :  $V_{CC} = (V_s \text{ typ.} + 0.4V) \rightarrow (V_s \text{ typ.} - 0.4V)$


\*2  $V_{CC}=V_s \text{ min.} -0.15V$

Note 3: VOUT pin is low when manual reset pin is high.


VOUT pin is high when manual reset pin is low.

## Measuring Circuit

[1]




[2]




Note: Input model is an example for PST591C.

## Characteristics (Example: PST591D)


■ V<sub>CC</sub> vs. V<sub>OUT</sub>




■ V<sub>S</sub> vs. T<sub>a</sub>




■ ΔV<sub>S</sub> vs. T<sub>a</sub>




■ V<sub>OL</sub> vs. T<sub>a</sub>




■ I<sub>CCL</sub> vs. T<sub>a</sub>




■ I<sub>CCH</sub> vs. T<sub>a</sub>





■ I<sub>OL</sub> vs. T<sub>a</sub>




■ t<sub>PLH</sub> vs. T<sub>a</sub>




■ t<sub>PHL</sub> vs. T<sub>a</sub>■ Pd vs. T<sub>a</sub>

## Timing Chart




## Application circuits

### 1. Normal hard reset



Note: Connect a capacitor between IC V<sub>cc</sub> and GND pins if V<sub>cc</sub> line impedance is high.


## 2. Manual reset



V<sub>OUT</sub> pin low for manual switch ON.  
V<sub>OUT</sub> pin high for manual switch OFF.

Note1: Connect a capacitor between IC V<sub>CC</sub> and GND pins if V<sub>CC</sub> line impedance is high.  
Note2: Thoroughly check the actual operation of the circuit, then set the manual reset when pressing the manual switch ON to about 2μs.

## 3. Mute circuit



Note: Connect a capacitor between IC V<sub>CC</sub> and GND pins if V<sub>CC</sub> line impedance is high.