
N-Channel 30-V (D-S) MOSFET


These miniature surface mount MOSFETs utilize High Cell Density process. Low $r_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are PWMDC-DC converters, power management in portable and battery-powered products such as computers, printers, battery charger, telecommunication power system, and telephones power system.

- Low r_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space
- High power and current handling capability
- Low side high current DC-DC Converter applications





GΕ



ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)								
Parameter			Limit	Units				
Drain-Source Voltage			30	V				
Gate-Source Voltage			±20	v				
Continuous Drain Current ^a	$T_A=25^{\circ}C$	T _n	3.5					
	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	цр	2.8	А				
Pulsed Drain Current ^b		I _{DM}	16					
Continuous Source Current (Diode Conduction) ^a			1.25	Α				
	$T_A=25^{\circ}C$	D	1.3	W				
Power Dissipation ^a	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	I D	0.8	vv				
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C				

THERMAL RESISTANCE RATINGS								
Parameter		Symbol	Maximum	Units				
Maximum Junction-to-Ambient ^a	t <= 10 sec	$R_{\theta JA}$	100	°C/W				
	Steady-State		166	°C/W				

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Pulse width limited by maximum junction temperature

Banamatan	Symbol Test Conditions	Limits			I Init		
Parameter Symbol T		Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \text{ uA}$	1			V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = 20 V$			±100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 24 V, V_{GS} = 0 V$			1	uA	
		$V_{DS} = 24 V, V_{GS} = 0 V, T_J = 55^{\circ}C$			25	uA	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = 5 V, V_{GS} = 10 V$	6			Α	
Drain-Source On-Resistance ^A	r _{DS(on)}	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3.5 \text{ A}$			58	mΩ	
		$V_{GS} = 4.5 \text{ V}, I_D = 3 \text{ A}$			82		
Forward Tranconductance ^A	g _{fs}	$V_{DS} = 15 \text{ V}, I_D = 3.5 \text{ A}$		6.9		S	
Diode Forward Voltage	V _{SD}	$I_{\rm S} = 2.3$ A, $V_{\rm GS} = 0$ V		0.8		V	
Dynamic ^b							
Total Gate Charge	Qg	$V_{DS} = 15 V, V_{GS} = 4.5 V,$ $I_D = 3.5 A$		2.2		nC	
Gate-Source Charge	Q _{gs}			0.5			
Gate-Drain Charge	Q _{gd}	$I_{\rm D} = 3.3 ~\rm{A}$		0.8			
Turn-On Delay Time	t _{d(on)}			16			
Rise Time	t _r	V_{DD} = 25 V, R_L = 25 Ω , I_D = 1 A,		5		nS	
Turn-Off Delay Time	t _{d(off)}	$V_{GEN} = 10 V$		23		115	
Fall-Time	t _f			3			

Notes

- a. Pulse test: $PW \le 300$ uty cycle $\le 2\%$.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Typical Electrical Characteristics (N-Channel)




Figure 1. On-Region Characteristics




Figure 3. On Resistance Vs Vgs Voltage




Figure 5. Gate Charge Characteristics




Figure 2. Body Diode Forward Voltage Variation

with Source Current and Temperature




Figure 4. Capacitance Characteristics




Figure 6. On-Resistance Variation with Temperature

Typical Electrical Characteristics (N-Channel)




Figure 7. Transfer Characteristics




Figure 9. Vth Gate to Source Voltage Vs Temperature




Figure 8. On-Resistance with Gate to Source Voltage





Figure 10. Single Pulse Maximum Power Dissipation



Normalized Thermal Transient Junction to Ambient



Package Information

