
INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC01 May 1994

Philips Semiconductors





Preliminary specification

SAA7366


Bitstream conversion ADC for digital audio systems

FEATURES

- · Integrated buffers for simple interfacing to analog inputs
- 4 flexible serial interface modes
- Overload detection of digital signal ≥-1 dB amplitude
- Selectable high-pass filter
- 18-bit serial output
- 3.4 to 5.5 V operation of digital part
- Standby mode
- SO24 package
- Small non-critical PCB layout.

GENERAL DESCRIPTION

The SAA7366 is a CMOS cost effective stereo analog-to-digital converter (ADC) using the Philips bitstream conversion technique.



APPLICATIONS

The device is designed for digital acquisition of analog audio signals for digital audio systems such as:

- CD-recordable
- Digital Compact Cassette (DCC)
- Digital Audio Tape (DAT).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DDD}	digital supply voltage	3.4	5.0	5.5	V
V _{DDA}	analog supply voltage	4.5	5.0	5.5	V
f _i	clock input frequency	4.608	12.288	13.568	MHz
THD + N	total harmonic distortion + noise	_	_	-80	dB
DR	dynamic range	90	_	_	dB

ORDERING INFORMATION


TYPE NUMBER	PACKAGE			
ITPE NOWBER	PINS	PIN POSITION	MATERIAL	CODE
SAA7366T ⁽¹⁾	24	SO24L	plastic	SOT137A

Note

1. Plastic small outline package; 24 leads; body width 7.5 mm; (SOT137A); SOT137-1; 1996 Oct 29.

SAA7366


BLOCK DIAGRAM




PINNING

SYMBOL	PIN	DESCRIPTION
SFOR	1	Serial interface output format select. Output format is selected as follows: SFOR HIGH = Format 1; SFOR LOW = Format 2.
STD	2	Standby mode input (active LOW).
OVLD	3	Overload indication output. This pin indicates whether the internal digital signal is within 1 dB of maximum. In standby mode this output is high impedance.
CKIN	4	System clock input.
V _{DDD}	5	Supply for the digital section (3.4 to 5.5 V).
V _{SSD}	6	Ground supply for the digital section.
SDO	7	Serial interface data output. In standby mode this output is high impedance.
SWS	8	Serial interface word select signal. In master mode this pin outputs the serial interface word select signal. In slave mode this pin is the word select input to the serial interface. In standby mode this pin is always an input (high impedance).
SCK	9	Serial interface clock. In master mode this pin outputs the serial interface bit clock. In slave mode this pin is the input for the external bit clock. In standby mode this output is high impedance.
TEST1	10	Test input 1. This pin should be left open-circuit.
HPEN	11	High-pass filter enable input. (HPEN HIGH = enabled). If unconnected this pin defaults HIGH.
TEST2	12	Test input 2. This pin should be left open-circuit.
V _{SSA}	13	Ground supply for the analog section.
I _{REF}	14	Current reference output node.
V _{REFR}	15	$1_2'V_{DDA}$ reference generator output for the right channel analog section.
BIR	16	Buffer operational amplifier inverting input for right channel.
BOR	17	Buffer operational amplifier output for right channel.
V _{DACN}	18	Negative 1-bit DAC reference voltage input, connected to 0 V.
V _{DACP}	19	Positive 1-bit DAC reference voltage input, connected to +5 V.
BOL	20	Buffer operational amplifier output for left channel.
BIL	21	Buffer operational amplifier inverting input for left channel.
V _{REFL}	22	$\frac{1}{2}V_{DDA}$ reference generator output for the left channel analog section.
V _{DDA}	23	Supply for the analog section.
SLAVE	24	Serial interface operating output mode master/slave select as follows: HIGH = slave mode; LOW = master mode. If unconnected the pin will default LOW.

SAA7366





FUNCTIONAL DESCRIPTION

General

The SAA7366 is a bitstream conversion CMOS ADC for digital audio systems. The conversion is achieved using a third order Sigma-Delta modulator (SDM), operating at 128 times the output sample frequency (f_s). The high oversampling ratio greatly simplifies the design of the analog input anti-alias filter. In most cases the internal buffer operational amplifier, configured as a low-pass filter will suffice. The 1-bit code from the Sigma-Delta modulator is filtered and down-sampled (decimated) to $1f_s$ in two stages of filtering. An optional high-pass filter is provided to remove DC, if required. The device has been designed with ease of use, low board area and low application costs in mind.

Clock frequency

The external clock, input on pin CKIN, operates at 256 times f_s , which can range from 18 kHz to 53 kHz.

Input buffer

Two input buffers are provided, one for each channel, for signal amplitude matching, signal buffering and anti-alias filter purposes. These are configured for inverting use. Access is provided by pins BIL, BIR (inverting inputs) and BOL, BOR (outputs) for left and right channels respectively. By the choice of feedback component values, the application signal amplitude can be matched to the requirements of the ADC. Typically the operational amplifiers are configured as low-pass filters with a gain of 1 and a pole at approximately $5f_s$.

Remark: The complete ADC is non-inverting. Hence a positive DC input (referenced to V_{ref}) will yield a positive digital output.

Input level

The overall system gain is proportional V_{DDA}, or more accurately {V(V_{DACP}) – V(V_{DACN})}. For convenience the ADC input signal amplitude is defined as that amplitude seen on BOL or BOR, the operational amplifier outputs (i.e. the input to the Sigma-Delta modulator). Also, the 0 dB input level is defined as that which provides a –1 dB (actually –1.08 dB) digital output, relative to full-scale swing. This offset provides headroom to accommodate small random DC offsets without causing the digital output to clip.

Hence:

١

$$V_{1}(0 \text{ dB}) = \frac{V(V_{DACP}) - V(V_{DACN})}{5} = V \text{ (RMS)}$$

The user of the IC should ensure, that when all sources of signal amplitude variation are taken into account, the maximum input signal should conform to the 0 dB level. If not, clipping may occur. In the event that the maximum signal level cannot be pre-determined, e.g. a live microphone input, the average signal level should be set at -10 to -20 dB down. The exact value will depend on the application and the balance between head room and operating signal-to-noise ratio.

Behaviour during overload

As defined earlier the maximum input level for normal operation is 0 dB. If the input level exceeds this value clipping may occur. Infringements are limited to the maximum permitted positive or negative values, $2^{17} - 1$ or -2^{17} respectively. If the high-pass filter has been enabled the clipped output samples may have non-maximum values due to the removal of the DC content. Input signals in the range of 0 to 1 dB may or may not be clipped depending on the values of DC dither and small random offsets in the analog circuitry.

When using the recommended application circuitry, clipping will initially be observed on negative peaks due to the use of negative DC dither.

The maximum level of overload that can be safely tolerated is application circuit dependent. In the case of the

recommended circuit the following applies: the inverting operational amplifier inputs BIL/BIR are protected from excessive voltages (currents) by diodes to V_{DDA} and V_{SSA}. These have absolute maximum ratings of $I_{IK} = \pm 20$ mA, with a safe practical limit of ±2 mA. Given the input resisto of 10 k Ω , ±2 mA diode current and the operation of the operational amplifier a maximum signal (applied to the input resistor) of ±30 V can be handled safely. This level represents an overload of 26 dB.

During overload the in-band portion of the waveform will b correctly converted. The out-of-band portion will be limite as detailed above.

Sigma-Delta modulator

The SAA7366 has two third order Sigma-Delta modulators with a quantization noise floor of approximately -104 dB. The scaling of the feedback has been optimized for stable operation even during overload. Thus with a maximum signal swing of 0 V to V_{DDA} on the input the digital output remains well behaved, i.e. it does not burst into random oscillation. During overload the output is simply a clipped version of the input. The gain of this stage is -4.95 dB.

Decimation filter

Decimation from 128fs is performed in two stages. The first stage is a comb filter, which decimates from 128 to 8f_s. The second stage, consists of 3 half-band filters, each decimating by a factor of 2.

The overall characteristics are given in Table 1.

ITEM	CONDITION	VALUE (dB)
Pass band ripple	0 to 0.45f _s Hz	±0.1
	0.45 to 0.47f _s	-0.5
Stop band	>0.55f _s	-60
Dynamic range	0 to 0.42f _s	110
Gain	DC	3.87

Table 1	Overall	filter	characteristics.
	Overall	me	unaraciensiics.

High-pass filter

An optional high-pass filter is provided to remove unwanted DC components. The operation is selected when HPEN is HIGH. The filter has the characteristics given in Table 2.

IIEM	SONDITION	(dB)
Pass band ripple		none
Pass band gain		0
Droop)0045f _s	0.029
Attenuation at DC)0000036f _s	>40
Dynamic range).45f _s	116
erial interface		
Dynamic range).45f _s	

Table 2 High-pass filter characteristics.

erial interfac

ITEM

The serial interface provides 2 formats in both master and slave modes (see Figs 3 and 4). In both modes the interface provides up to 18 significant bits of output data per channel.

CONDITION

During standby mode (\overline{STD} = LOW) all interface pins are in their high-impedance state. On recovery from standby the serial data output SDO is held LOW until valid data is available from the decimation filter. This time depends on whether the high-pass filter is selected or not as follows:

HPEN = 0; T = $1024/f_s$, T = 21.3 ms when $f_s = 48$ kHz
HPEN = 1; T = $8192/f_s$, T = 170.6 ms when f_s = 48 kHz

Overload Detection Indication (OVLD)

The OVLD output is used to indicate whenever the data, in either the left or right channel, is within 1 dB of the maximum possible digital swing. When this condition is detected the OVLD output is forced HIGH for at least 512fs cycles (10.6 ms at $f_s = 48$ kHz). This time-out is reset for each infringement.

Standby mode (STD)

The STD pin activates a power saving mode when the device function is not required. This pin can also be used as a chip enable, as follows.

On a HIGH-to-LOW transition, of the STD pin, the internal control circuitry starts a timed power-down sequence. This takes approximately 32 system clock cycles to complete. Transitions on STD which are shorter than 32 clock cycles have an indeterminate effect. However, the device will always recover correctly.

SAA7366

VALUE

Preliminary specification

SAA7366

During standby the following occurs:

- The internal logic clock is disabled
- The serial interface pins are forced to high impedance
- The OVLD output is forced LOW
- The analog circuitry is disabled
- The nominal external analog node voltages are maintained by a low-power circuit. This feature ensures a fast recovery from standby mode.

On a LOW-to-HIGH transition the device reverts back to its normal function. This process takes approximately 32 system clock cycles. Before SDO is enabled the output data is forced LOW. SDO remains LOW until good data is available from the decimation filter.

The STD pin has a Schmitt-trigger input. A simple power-on reset function can be effected using an external capacitor to V_{SSD} and resistor to V_{DDD} .

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDA}	analog supply voltage	note 1	-0.5	+6.5	V
VI	DC input voltage		-0.5	+6.5	V
I _{IK}	DC input diode current		_	±20	mA
Vo	DC output voltage		-0.5	V _{DD} + 0.5	V
lo	DC output source or sink current		-	±20	mA
I _{DDtot}	total DC supply current		_	±0.5	A
I _{SStot}	total DC supply current		-	±0.5	A
T _{amb}	operating ambient temperature		-40	+85	°C
T _{stg}	storage temperature		-65	+150	°C
V _{es1}	electrostatic handling	note 2	-2000	+2000	V
V _{es2}	electrostatic handling	note 3	-200	+200	V

Notes

- 1. V_{SSD} and V_{SSA} pins must be externally connected to a common potential.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 kΩ series resistor with a rise time of 15 ns.
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 μ H series inductor.

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

CHARACTERISTICS

 V_{DDD} = 3.4 to 5.5 V; V_{DDA} = 4.5 to 5.5 V; T_{amb} = -40 to +85 °C; f_s = 18 to 53 kHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V _{DDA}	analog supply voltage		4.5	5.0	5.5	V
I _{DDA}	analog supply current	f _s = 48 kHz	-	13	-	mA
V _{DDD}	digital supply voltage		3.4	5.0	5.5	V
I _{DDD}	digital supply current	f _s = 48 kHz	-	56	-	mA
P _{tot}	total power consumption	f _s = 48 kHz	_	345	_	mW

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{STD}	standby supply current		-	65	-	μA
P _{STD}	standby power consumption		_	325	-	μW
Digital part:	inputs					
SFOR, SLA	/E AND HPEN					
V _{IL}	LOW level input voltage	note 1	-0.5	_	+0.8	V
V _{IH}	HIGH level input voltage	note 1	2.0	_	V _{DDD} + 0.5	V
I _{LI}	input leakage current	note 2	-10	_	+10	μA
CI	input capacitance		-	-	10	pF
CLKIN					I	
V _{IL}	LOW level input voltage		-0.5	_	+0.3V _{DDD}	V
VIH	HIGH level input voltage		0.7V _{DDD}	_	V _{DDD} + 0.5	V
ILI	input leakage current	note 2	-10	-	+10	μA
Cı	input capacitance		_	_	10	pF
STD (SCHMI	TT-TRIGGER)				l	1
V _{IL}	LOW level input voltage	note 1	-0.5	-	+0.4V _{DDD}	V
V _{IH}	HIGH level input voltage	note 1	2.4	_	V _{DDD} + 0.5	V
ΔVI	input hysteresis		_	600	_	mV
I _{LI}	input leakage current	note 2	-10	_	+10	μA
CI	input capacitance		_	-	10	pF
Digital part:	Input/Outputs	-	-			-
SWS AND SC	СК					
V _{IL}	LOW level input voltage	note 1	-0.5	_	+0.8	V
V _{IH}	HIGH level input voltage	note 1	2.0	_	V _{DDD} + 0.5	V
I _{LI}	leakage current in 3-state	note 2	-10	-	+10	μA
Cı	input capacitance		_	-	10	pF
V _{OL}	LOW level output voltage	I _O = -400 μA; note 1	-	-	0.4	V
V _{OH}	HIGH level output voltage	I _O = 20 μA; note 1	2.4	-	-	V
CL	output load capacitance		-	-	50	pF
Digital part:	Outputs					
OVLD						
V _{OL}	LOW level output voltage	I _O = -400 μA; note 1	-	-	0.4	V
V _{OH}	HIGH level output voltage	I _O = 20 μA; note 1	2.4	-	-	V
CL	output load capacitance		_	_	50	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SDO	-1	1	1			I I
V _{OL}	LOW level output voltage	I _O = -400 μA; note 1	-	-	0.4	V
V _{OH}	HIGH level output voltage	I _O = 20 μA; note 1	2.4	-	-	V
ILI	leakage current in 3-state	note 2	-10	-	+10	μA
CL	output load capacitance		-	-	50	pF
Digital part:	timing					
CKIN						
t _r	clock input rise time		_	_	10	ns
t _f	clock input fall time		-	_	10	ns
f _i	clock input frequency	note 3	4.608	12.288	13.568	MHz
msr	mark-to-space ratio	f _s > 32 kHz	40	_	60	%
		f _s ≤ 32 kHz	30	_	70	%
Serial interf	ace master and slave modes (se	e Figs 5, 6 and 7)		!	
SCK						
t _r	clock rise time	note 4	_	_	50	ns
t _f	clock fall time	note 4	_	_	50	ns
tL	clock LOW time	$T = 1/64 f_{s}$	0.40T	_	0.60T	
t _H	clock HIGH time	$T = 1/64 f_s$	0.40T	-	0.60T	
f _{clk}	clock frequency	master mode	64f _s	64f _s	64f _s	
		slave mode	-	-	64f _s	
t _{idle}	burst clock idle time	slave mode; T = 1/f _s	0	_	0.05T	
SWS	-	•	·			
t _r	word select rise time	note 4	-	-	50	ns
t _f	word select fall time	note 4	-	-	50	ns
t _{wL}	word select LOW time	$T = 1/f_s$	0.45T	0.50T	0.55T	
t _{wH}	word select HIGH time	$T = 1/f_s$	0.45T	0.50T	0.55T	
f _{wc}	word select frequency		1f _s	1f _s	1f _s	
t _d	word select delay from SCK	master mode	-50	-	+50	ns
t _d	word select delay from SCK	slave mode	50	-	-	ns
t _{su}	word select set-up time to SCK	slave mode	150	-	-	ns
SDO						
t _h	data output hold time		100	-	-	ns
t _{su}	data output set-up time		100	-	-	ns
t _r	data output rise time	note 4	-	-	50	ns
t _f	data output fall time	note 4	_	_	50	ns

SAA7366


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog part	$(V_{DDD} = V_{DDA} = 5 \text{ V}; \text{ T}_{amb} = 25 ^{\circ}$	C; f _s = 48 kHz)		-		
VOLTAGE REF	ERENCE: V_{REFL} and V_{REFR}					
Vo	output voltage		0.475V _{DDA}	0.5V _{DDA}	$0.525V_{DDA}$	V
Z _n	DC impedance	normal mode	-	750	_	Ω
Zs	DC impedance	standby mode	_	100	_	kΩ
CURRENT REP	FERENCE: I _{REF}					
Vo	output voltage		-	0.5V _{DDA}	-	V
I _O	output current	R = 33 kΩ	-	76	-	μA
DAC REFERE	NCE: V _{DACN}			•	·	•
VI	input voltage		-	V _{SSA}	-	V
V _{DACP}		-		4		1
VI	input voltage		-	V _{DDA}	_	V
BUFFER OPER	RATIONAL AMPLIFIERS: BIL, BOL, B	IR AND BOR			·	
V _{offset}	input offset voltage		-	<±10	-	mV
R _{Lmax}	maximum load resistance; (drive capability)	decoupled to V _{REF}	-	10	-	kΩ
Z _O	output impedance		_	100	-	Ω
THD + N	total harmonic distortion plus noise	f = 0 to 20 kHz	-	-85	-	dB
ADC PERFOR	MANCE; NOTE 5					
t _{gd}	group delay	$T = 1/f_s$	tbf	_	tbf	μs
α _{sb}	stop band attenuation	f > 0.546fs	60	_	_	dB
DR	dynamic range	note 6	90	_	-	dB
THD + N	total harmonic distortion plus noise	note 7	-	-	-80	dB
S/N	signal-to-noise ratio	A-weighted	-	tbf	-	dB
α_{cs}	channel separation	note 8	-	tbf	-	dB
G	gain	note 9	-1.2	-1	-0.8	dB

Notes

- 1. Minimum $V_{\text{IL}},\,V_{\text{OL}}$ and maximum $V_{\text{IH}},\,V_{\text{OH}}$ are peak values to allow for transients.
- 2. I_{LImin} and I_{LOmin} measured at $V_I = 0$ V; I_{LImax} and I_{LOmax} measured at $V_I = V_{DDD}$.
- 3. f_i is a multiple (×256) of the system sampling frequency (f_s) which can vary between 18 kHz and 53 kHz.
- 4. $C_L = 50 \text{ pF}$ (valid for master mode only).
- 5. Device measured with external components shown in recommended application diagram Fig.8.
- 6. Input is 1 kHz and -60 dB.
- 7. Input is 1 kHz and 0 dB.
- 8. Measured by applying a 1 kHz, 0 dB signal to one channel and monitoring the level of 1 kHz (fundamental) on the other channel.
- 9. See also Section "Input level" of Chapter "Functional description"; valid for left or right channel.

Preliminary specification


Bitstream conversion ADC for



Preliminary specification


Bitstream conversion ADC for


SAA7366



May 1994


12





SAA7366


Bitstream conversion ADC for digital audio systems



digital audio systems Bitstream conversion ADC for

APPLICATION INFORMATION

SAA7366



May 1994


5

Preliminary specification

SAA7366

Bitstream conversion ADC for digital audio systems

PACKAGE OUTLINE



SOLDERING

Plastic small-outline packages

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be

applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to $300 \,^{\circ}$ C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 $^{\circ}$ C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

SAA7366

NOTES

SAA7366

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970). Tel. (011)821-2327, Fax. (011)829-1849 Canada: INTEGRATED CIRCUITS: Tel. (800)234-7381, Fax. (708)296-8556 DISCRETE SEMICONDUCTORS: 601 Milner Ave, SCARBOROUGH, ONTARIO, M1B 1M8, Tel. (0416)292 5161 ext. 2336, Fax. (0416)292 4477 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: PHILIPS COMPONENTS UB der Philips G.m.b.H., P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 Hong Kong: PHILIPS HONG KONG Ltd., Components Div., 6/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)428 6729 India: Philips INDIA Ltd, Components Dept, Shivsagar Estate, A Block Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200 Italy: PHILIPS COMPONENTS S.r.I. Viale F. Testi, 327, 20162 MILANO Tel. (02)6752.3302, Fax. (02)6752 3300. Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580 Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA. SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: Philips Components, 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546. Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)14163160/4163333, Fax. (01)14163174/4163366. Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd., Components Division, 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. Spain: Balmes 22, 08007 BARCELONA Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382. Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094 United Kingdom: Philips Semiconductors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON, WC1E 7HD, Tel. (071)436 41 44, Fax. (071)323 03 42 United States: INTEGRATED CIRCUITS: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800)447-3762 and (407)881-3200, Fax. (407)881-3300 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601 For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax, +31-40-724825 SCD31 © Philips Electronics N.V. 1994 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands

513061/1500/01/pp20 Document order number: Date of release: May 1994 9397 731 80011

Philips Semiconductors



