

5-V Low Drop Fixed Voltage Regulator

TLE 4271-2


Features


- Output voltage tolerance $\leq \pm 2\%$
- Low-drop voltage
- Integrated overtemperature protection
- Reverse polarity protection
- Input voltage up to 42 V
- Overvoltage protection up to 65 V (≤ 400 ms)
- Short-circuit proof
- Suitable for use in automotive electronics
- Wide temperature range
- Adjustable reset and watchdog time


Functional Description

The TLE 4271-2 is functional and electrical identical to TLE 4271.

The device is a 5-V low drop fixed voltage regulator. The maximum input voltage is 42 V (65 V, \leq 400 ms). Up to an input voltage of 26 V and for an output current up to 550 mA it regulates the output voltage within a 2% accuracy. The short circuit protection limits the output current of more than 650 mA. The IC can be switched off via the inhibit input. An integrated watchdog monitors the connected controller. The device incorporates overvoltage protection and temperature protection that disables the circuit at overtemperature.







Туре	Ordering Code	Package
TLE 4271-2	Q67000-A9446	P-TO220-7-11
TLE 4271-2 S	Q67000-A9448	P-TO220-7-12
TLE 4271-2 G	Q67006-A9447	P-TO263-7-1






Figure 1 Pin Configuration (top view)

Table 1Pin Definitions and Functions

Pin	Symbol	Function
1	1	Input; block to ground directly on the IC with ceramic capacitor.
2	INH	Inhibit
3	RO	Reset Output; the open collector output is connected to the 5 V output via an integrated resistor of 30 k Ω .
4	GND	Ground
5	D	Reset Delay; connect a capacitor to ground for delay time adjustment.
6	WI	Watchdog Input
7	Q	5-V Output; block to ground with 22 μ F capacitor, ESR < 3 Ω .



Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of a series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element.

The reset output RO is in high-state if the voltage on the delay capacitor $C_{\rm D}$ is greater or equal $V_{\rm UD}$. The delay capacitor $C_{\rm D}$ is charged with the current $I_{\rm D}$ for output voltages greater than the reset threshold $V_{\rm RT}$. If the output voltage gets lower than $V_{\rm RT}$ ('reset condition') a fast discharge of the delay capacitor $C_{\rm D}$ sets in and as soon as $V_{\rm D}$ gets lower than $V_{\rm LD}$ the reset output RO is set to low-level.

The time for the delay capacitor charge from V_{UD} to V_{LD} is the reset delay time t_D .

When the voltage on the delay capacitor has reached $V_{\rm UD}$ and reset was set to high, the watchdog circuit is enabled and discharges $C_{\rm D}$ with the constant current $I_{\rm DWD}$. If there is no rising edge observed at the watchdog input, $C_{\rm D}$ will be discharge down to $V_{\rm LDW}$, then reset output RO will be set to low and $C_{\rm D}$ will be charged again with the current $I_{\rm DWC}$ until $V_{\rm D}$ reaches $V_{\rm UD}$ and reset will be set high again.

If the watchdog pulse (rising edge at watchdog input WI) occurs during the discharge period $C_{\rm D}$ is charged again and the reset output stays high. After $V_{\rm D}$ has reached $V_{\rm UD}$, the periodical behavior starts again.

Internal protection circuits protect the IC against:

- Overload
- Overvoltage
- Overtemperature
- Reverse polarity






Figure 2 Block Diagram



Table 2 Absolute Maximum Ratings

 $T_{\rm j}$ = -40 to 150 °C

Parameter	Symbol	Lim	nit Values	Unit	Notes	
		Min.	Max.			
Input					- ·	
Voltage	$V_{\rm I}$	-42	42	V	_	
Voltage	$V_{\rm I}$	-	65	V	<i>t</i> ≤ 400 ms	
Current	$I_{\rm I}$	-	—	mA	internally limited	
Inhibit					•	
Voltage	V _{INH}	-42	42	V	_	
Voltage	$V_{\rm INH}$	_	65	V	<i>t</i> ≤ 400 ms	
Current	I _{INH}	-	—	mA	internally limited	
Reset Output				·	·	
Voltage	V_{RO}	-0.3	42	V	-	
Current	I _{RO}	-	—	mA	internally limited	
Reset Delay				·	·	
Voltage	V _D	-0.3	7	V	-	
Current	I_{D}	-5	5	mA	-	
Watchdog						
Voltage	V_{W}	-0.3	7	V	-	
Current	I_{W}	-5	5	mA	-	
Output				·	·	
Voltage	V_{Q}	-1.0	16	V	-	
Current	I_{Q}	-5	—	mA	internally limited	
Ground						
Current	I _{GND}	-0.5	-	А	_	
Temperatures						
Junction temperature	Tj	_	150	°C	-	
Storage temperature	T_{stg}	-50	150	°C	-	



Table 3Operating Range

Parameter	Symbol	Limi	t Values	Unit	Notes			
		Min.	Max.					
Input voltage	V	6	40	V	-			
Junction temperature	Tj	-40	150	°C	-			
Thermal Resistance								
Junction ambient	R _{thja}	_	65 70	K/W K/W	– P-TO263-7-1			
Junction case	$R_{ m thjc} \ Z_{ m thjc}$		3 2	K/W K/W	- <i>t</i> < 1 ms			



Table 4Characteristics

 $V_{\rm I}$ = 13.5 V; -40 °C ≤ $T_{\rm j}$ ≤ 125 °C; $V_{\rm INH}$ > $V_{\rm U,INH}$ (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Тур.	Max.		
Output voltage	V _Q	4.90	5.00	5.10	V	5 mA $\leq I_Q \leq$ 550 mA; 6 V $\leq V_1 \leq$ 26 V
Output voltage	V _Q	4.90	5.00	5.10	V	26 V $\leq V_{\rm I} \leq$ 36 V; $I_{\rm Q} \leq$ 300 mA
Output current limiting	I _{Qmax}	650	800	-	mA	$V_{\rm Q} = 0 \rm V$
Currentconsumption $I_q = I_1$	Iq	-	-	6	μA	$V_{\rm INH} = 0$ V; $I_{\rm Q} = 0$ mA
Current consumption $I_q = I_1$	Iq	-	800	-	μA	$V_{\rm INH} = 5 \text{ V}; I_{\rm Q} = 0 \text{ mA}$
Current consumption $I_q = I_1 - I_Q$	Iq	-	1	1.5	mA	<i>I</i> _Q = 5 mA
Current consumption $I_q = I_1 - I_Q$	Iq	-	55	75	mA	<i>I</i> _Q = 550 mA
Current consumption $I_q = I_1 - I_Q$	Iq	-	70	90	mA	<i>I</i> _Q = 550 mA; <i>V</i> _I = 5 V
Drop voltage	V_{dr}	-	350	700	mV	$I_{\rm Q} = 550 \ {\rm mA}^{1)}$
Load regulation	ΔV_{Q}	-	25	50	mV	$I_{\rm Q}$ = 5 to 550 mA; $V_{\rm I}$ = 6 V
Supply voltage regulation	ΔV_{Q}	-	12	25	mV	$V_{\rm I}$ = 6 to 26 V $I_{\rm Q}$ = 5 mA
Power supply Ripple rejection	PSRR	-	54	-	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp



Table 4Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; -40 $^{\circ}{\rm C}$ \leq $T_{\rm j}$ \leq 125 $^{\circ}{\rm C};$ $V_{\rm INH}$ > $V_{\rm U,INH}$ (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Тур.	Max.		
Reset Generator	1			1		
Switching threshold	V_{RT}	4.5	4.65	4.8	V	-
Reset high voltage	V_{ROH}	4.5	-	_	V	_
Saturation voltage	$V_{\rm RO,SAT}$	-	60	-	mV	$R_{\text{intern}} = 30 \text{ k}\Omega;$ 1.0 V $\leq V_{\text{Q}} \leq 4.5 \text{ V}$
Saturation voltage	$V_{\rm RO,SAT}$	-	200	400	mV	$I_{\rm R} = 3 \text{ mA}^{2};$ $V_{\rm Q} = 4.4 \text{ V}$
Reset pull-up	R	18	30	46	kΩ	internally connected to Q
Lower reset timing threshold	V _{LD}	0.2	0.45	0.8	V	$V_{\rm Q} < V_{\rm RT}$
Charge current	ID	8	14	25	μA	V _D = 1.0 V
Upper timing threshold	V _{UD}	1.4	1.8	2.3	V	_
Delay time	t _D	8	13	18	ms	C _D = 100 nF
Reset reaction time	t _{RR}	-	-	3	μs	C _D = 100 nF
Overvoltage Protec	tion					
Turn-off voltage	$V_{\rm I, \ ov}$	40	44	46	V	-
Inhibit						
Turn-on voltage	$V_{\rm U, INH}$	1.0	2.0	3.5	V	$V_{\rm Q}$ = high (> 4.5 V)
Turn-off voltage	$V_{\rm L, INH}$	0.8	1.3	3.3	V	$V_{\rm Q}$ = low (< 0.8 V)
Inhibit current	I _{INH}	8	12	25	μA	$V_{\rm INH} = 5 \ {\rm V}$
Watchdog						
Upper watchdog switching threshold	V _{UDW}	1.4	1.8	2.3	V	_
Lower watchdog switching threshold	V _{LDW}	0.2	0.45	0.8	V	_
Discharge current	I _{DWD}	1.5	2.7	3.5	μA	$V_{\rm D} = 1 \text{ V}$
Charge current	I _{DWC}	8	14	25	μA	$V_{\rm D} = 1 \text{ V}$
Watchdog period	t _{WD,P}	40	55	80	ms	<i>C</i> _D = 100 nF



Table 4Characteristics (cont'd)


$V_{\rm I}$ = 13.5 V; -40 °C $\leq T_{\rm j} \leq$ 125 °C; $V_{\rm INH}$ > $V_{\rm U,INH}$ (unless otherwise specified)

Parameter	Symbol	Limit Values		Unit	Test Condition	
		Min.	Тур.	Max.		
Watchdog trigger time	t _{WI,tr}	30	45	66	ms	$C_{\rm D}$ = 100 nF see diagram
Watchdog pulse slew rate	V _{WI}	5	-	-	V/µs	from 20% to 80% $V_{\rm Q}$


1) Drop voltage = $V_1 - V_Q$ (measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input)

2) Test condition not applicable during delay time for power-on reset.













Application Description

The IC regulates an input voltage in the range of 6 V < $V_{\rm I}$ < 40 V to $V_{\rm Qnom}$ = 5.0 V. Up to 26 V it produces a regulated output current of more than 550 mA. Above 26 V the saveoperating-area protection allows operation up to 36 V with a regulated output current of more than 300 mA. Overvoltage protection limits operation at 42 V. The overvoltage protection hysteresis restores operation if the input voltage has dropped below 36 V. The IC can be switched off via the inhibit input, which causes the quiescent current to drop below 10 μ A. A reset signal is generated for an output voltage of $V_{\rm Q}$ < 4.5 V. The watchdog circuit monitors a connected controller. If there is no positive-going edge at the watchdog input within a fixed time, the reset output is set to low. The delay for power-on reset and the maximum permitted watchdog-pulse period can be set externally with a capacitor.

Design Notes for External Components

An input capacitor C_1 is necessary for compensation of line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approx. 1 Ω in series with C_1 . An output capacitor C_Q is necessary for the stability of the regulating circuit. Stability is guaranteed at values of $C_Q \ge 22 \ \mu\text{F}$ and an ESR of < 3 Ω .

Reset Circuitry

If the output voltage decreases below 4.5 V, an external capacitor $C_{\rm D}$ on pin D will be discharged by the reset generator. If the voltage on this capacitor drops below $V_{\rm DRL}$, a reset signal is generated on pin RO, i.e. reset output is set low. If the output voltage rises above the reset threshold, $C_{\rm D}$ will be charged with constant current. After the power-on-reset time the voltage on the capacitor reaches $V_{\rm DU}$ and the reset output will be set high again. The value of the power-on-reset time can be set within a wide range depending of the capacitance of $C_{\rm D}$.

Reset Timing

The power-on reset delay time is defined by the charging time of an external capacitor C_{d} which can be calculated as follows:

$$t_{\rm D} = C_{\rm D} \times \Delta V / I_{\rm D}$$

Definitions:

- $C_{\rm D}$ = delay capacitor
- $t_{\rm D}$ = reset delay time
- I_D = charge current, typical 14 μ A
- $\Delta V = V_{UD}$, typical 1.8 V
- V_{UD} = upper delay timing threshold at C_{D} for reset delay time

(1)



 $t_{\rm RR} \approx$ 20 s/F $\times C_{\rm d}$

(2)

The reset reaction time t_{rr} is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typically 1 µs for delay capacitor of 47 nF. For other values for C_d the reaction time can be estimated using the following equation:




Figure 5 Time Response



Watchdog Timing





Figure 6 Time Response, Watchdog Behavior




Output Voltage $V_{\rm Q}$ versus Temperature $T_{\rm j}$

Infineon




Output Voltage V_{Q} versus Input Voltage V_{I} ($V_{INH} = V_{I}$)







Output Current Limit $I_{\rm Q}$ versus Temperature $T_{\rm j}$




Current Consumption I_q versus Output Current I_Q



Output Current I_{Q} versus Input Voltage V_{I}




Current Consumption I_q versus Output Current I_q







Current Consumption I_q versus Input Voltage V_1




Inhibit Current I_{INH} versus Inhibit Voltage $V_{\rm INH}$






Output Voltage V_Q versus Inhibit Voltage V_{INH}




Drop Voltage V_{dr} versus




Inhibit Current Consumptions $I_{\rm INH}$ versus Temperature $T_{\rm j}$



Switching Voltage $V_{\rm UD}$ and $V_{\rm LDW}$ versus Temperature $T_{\rm j}$






Inhibit Voltages V_{INH} versus Temperature T_{i}



Charge Current $I_{\rm D}$, $I_{\rm DWC}$ and Discharge Current $I_{\rm DWD}$ versus Temperature $T_{\rm j}$



Watchdog Pulse Time T_w versus Temperature T_j AED01950 $T_W 70$ 605040 $V_I = 13.5 V$ $C_D = 100 nF$ 302010

0 └ -40

0

40

80

120 °C 160

►T_i



Package Outlines




Figure 7 P-TO220-7-11 (Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm








Figure 8 P-TO220-7-12 (Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm








Figure 9 P-TO263-7-1 (Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Edition 2004-01-01 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2004. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.