Features

- Loop Start Trunk Interface
- 600Ω Input Impedance
- 2-4 Wire Conversion
- Line state Detection Outputs:
  - Forward Loop
  - Reverse Loop
  - Ringing Voltage
  - Switch Hook
- One Relay Driver
- On-Hook Reception
- Small footprint area
- Meets FCC Part 68 Leakage Current Requirements

Applications

Interface to Central Office for:

- PABX
- Key Telephone Systems
- Channel Bank
- Voice Mail
- Terminal Equipment
- Digital Loop Carrier
- Optical Multiplexer

Ordering Information

MH88634BV-2 21 Pin SIL Package

0°C to +70°C

Description

The Zarlink MH88634-2 Central Office Interface Circuit trunk provides a complete analogue and signalling link between audio switching equipment and a telephone Line. The device is available in a single in line package for high packing densities or with a lead frame formed at 90° for low clearance applications.

The device is fabricated as a thick film hybrid incorporating various technologies for optimum circuit design and very high reliability.

This part supersedes the MH88634-2 and is pin for pin compatible.

We advise that the B rev parts are fully tested. However, we do not expect to see changes between MH88634-2 and MH88634BV-2.

The component design has been changed to improve the general performance of the part. It is also now capable of operating at a 24V battery.


Figure 1 - Functional Block Diagram

Figure 2 - Pin Connections

Pin Description

Pin #	Name	Description
1	TIP	**Tip Lead.** Connects to the "Tip" lead of a Telephone Line.
2	RING	**Ring Lead.** Connects to the "Ring" lead of a Telephone Line.
3	XLA	**Loop Relay Contact A.** Connects to XLB through the Loop relay (K1) contacts when the relay is activated.
4	XLD	**Loop Relay Contact D.** Connects to XLC through the loop relay (K1) contacts, when the relay is activated.
5	XLB	**Loop Relay Contact B.** Connects to XLA through the loop relay (K1) contacts, when the relay is activated.
6	XLC	**Loop Relay Contact C.** Connects to XLD through the loop relay (K1) contacts, when the relay is activated.
7-9	IC	**Internal Connection.** No connection should be made to this pin.
10	$\overline{\text{SHK}}$	**Switch Hook (Output).** A logic 0 indicates the presence of forward or reverse battery voltage when LRC is logic 0 and the presence of forward or reverse loop current when LRC is logic 1.
11	RX	**Receive (Input).** 4-Wire ground (AGND) referenced analog input.
12	VEE	**Negative Supply Voltage.** -5V DC
13	TX	**Transmit (Output).** 4-Wire ground (AGND) referenced analog output.
14	$\overline{\text{RV}}$	**Ringing Voltage Detect (Output).** A logic low indicates that ringing voltage is across the Tip and Ring leads.
15	$\overline{\text{FL}}$	**Forward Loop Detect (Output).** In the on-hook state, a logic 0 output indicates that forward loop battery is present. In the off-hook state, a logic 0 indicates that forward loop current is present.

Zarlink Semiconductor Inc.

Pin Description (continued)

16	$\overline{RL}$	**Reverse Loop Detect (Output).** In the on-hook state, a logic 0 output indicates that reverse loop battery is present. In the off-hook state, a logic 0 output indicates that reverse loop current is present.
17	VCC	**Positive Supply Voltage.** +5V DC
18	AGND	**Analog Ground.** 4-wire ground (AGND). Normally connected to system ground.
19	LRC	**Loop Relay Control (Input).** A logic 1 activates the Loop Relay Driver output ($\overline{LRD}$).
20	VRLY	**Relay Positive Supply Voltage.** Typically +5V. Connects to the relay supply voltage.
21	$\overline{LRD}$	**Loop Relay Drive (Output).** Connects to the Loop Relay Coil. When LRC is at a logic 1 an open collector output at LRD sinks current and energizes the relay.

Functional Description

The MH88634 is a Central Office Interface Circuit (COIC). It is used to correctly terminate a Central Office 2-wire telephone line. The device provides a signalling link and a 2-4 Wire line interface between the Telephone Line and subscriber equipment. The subscriber equipment can include Private Branch Exchanges (PBXs), Key Telephone Systems, Terminal Equipment, Digital Loop Carriers and Wireless Local Loops.

All descriptions assume that the device is connected as in the application circuit shown in Figure 3.

Isolation Barrier

The MH88634 provides an isolation barrier which is designed to meet FCC Part 68 (November 1987) Leakage Current Requirements.

External Protection Circuit

An external Protection Circuit Device assists in preventing damage to the device and the subscriber's equipment, due to over-voltage conditions. The type of protection required is dependant upon the application and regulatory standards. Further details should be obtained from the specific country's regulatory body. Typically you will need lightening protection supplied by resettable fuses or PTC™ and mains crossover protection via a foldover diode.

Suitable Markets

The MH88634BV-2 has fixed 600Ω line and network balance impedance for use in North America and Asia.

Line Termination

When LRC is at a logic 1, $\overline{LRD}$ will sink current which energizes the Loop Relay (K1), connecting XLA to XLB and XLC to XLD. This places a line termination across Tip and Ring. The device can be considered to be in an off-hook state and DC loop current will flow. The line termination consists of a DC resistance and an AC impedance. When LRC is at a logic 0, the line termination is removed from across Tip and Ring.

An internal Dummy Ringer is permanently connected across Tip and Ring which is a series AC load of (17kΩ+330nF). This represents a mechanical telephone ringer and allows ringing voltages to be sensed. This load can be considered negligible when the line has been terminated.

Depending on the Network Protocol being used the Line Termination can terminate an incoming call, seize the line for an outgoing call, or if applied and disconnected at the correct rate can be used to generate dial pulse signals.

The DC line termination circuitry provides the line with an active DC load termination which is equivalent to a DC resistance of 280Ω at 20mA.

Ringing Equivalent Number

The Ringing Equivalent Number (REN) is application specific. See the governing regulatory body specification for details.

Input Impedance

The input impedance (Zin) is the AC impedance that the MH88634 places across Tip and Ring to terminate the Telephone line. This is fixed at 600Ω on the -2 variant and 900R on the -4.

Network Balance Impedance

The MH88634BV-2 Network Balance Impedance is fixed at 600Ω.

2-4 Wire Conversion

The device converts the balanced 2-Wire input, presented by the line at Tip and Ring, to a ground referenced signal at TX. This circuit operates with or without loop current; signal reception with no loop current is required for on-hook reception enabling the detection of Caller Line Identification (CLI) signals.

Conversely the device converts the ground referenced signal input at RX, to a balanced 2-Wire signal across Tip and Ring.

The 4-Wire side (TX and RX) can be interfaced to a filter/codec, such as the Zarlink MT896X, for use in digital voice switched systems

During full duplex transmission, the signal at Tip and Ring consists of both the signal from the device to the line and the signal from the line to the device. The signal input at RX, being sent to the line, must not appear at the output TX. In order to prevent this, the device has an internal cancellation circuit. The measure   of attenuation is Transhybrid Loss (THL).

Transmit and Receive Gain

The Transmit Gain of the device is the gain from the balanced signal across Tip and Ring to the ground referenced signal at TX. It is set at 0dB.

The Receive Gain of the device is the gain from the ground referenced signal at RX to the balanced signal across Tip and Ring. It is set at -2dB.

Supervision Features

Line Status Detection Outputs

The MH88634 supervisory circuitry provides the signalling status outputs which are monitored by the system controller. The supervisory circuitry is capable of detecting: Ringing Voltage; Forward and Reverse loop battery; Forward and Reverse loop current; and Switch Hook.

Ringing Voltage Detect Output (RV)

The $\overline{\text{RV}}$ output provides a logic 0 when ringing voltage is detected across Tip and Ring. This detector includes a filter which ensures that the output toggles at the ringing cadence and not at the ringing frequency. Typically this output switches to a logic 0 after 50ms of applied ringing voltage and remains at a logic 0 for 50ms after ringing voltage is removed.

The threshold is different on the two variants. The 900R part has been designed to meet the ring sensitivity requirements of TR57, 30 not detecting ringing below 35Vrms.

Forward Loop and Reverse Loop Detect Outputs ($\overline{\text{FL}}$ & $\overline{\text{RL}}$)

The $\overline{\text{FL}}$ output provides a logic 0 when either forward loop battery or forward loop current is detected, that is the Ring pin voltage is more negative than the Tip pin voltage.

The $\overline{\text{RL}}$ output provides a logic 0 when either reverse loop battery or reverse loop current is detected, that is the Tip pin voltage is more negative than the Ring pin voltage.

Switch Hook ($\overline{\text{SHK}}$)

The $\overline{\text{SHK}}$ output is active if either forward loop or reverse loop current is detected, or if forward or reverse battery voltage is detected.

Control Input

The MH88634 accepts a control signal from the system controller at the Loop Relay Control input (LRC). This energizes the relay drive output Loop Relay Drive ($\overline{\text{LRD}}$). The output is active low and has an internal clamp diode to VRLY.

The intended use of this relay driver is to add and remove the Line Termination from across Tip and Ring, as shown in Figure 3.

If this Control input and the Supervisory Features are used as indicated in Figure 3, Loop-Start Signalling can be implemented.

Mechanical Data

See Figure 9 for details of the mechanical specification.

Figure 3 - Typical LS Application Circuit

Absolute Maximum Ratings*

	Parameters	Sym	Min	Max	Units	Comments
1	DC Supply Voltages	V_{CC} V_{EE}	-0.3 0.3	7 -7	V V	
2	DC Ring Relay Voltage	V_{RLY}	-0.3	18	V	
3	Storage Temperature	T_S	-55	+125	°C	
4	Ring Trip Current	I_{TRIP}		180	mArms	250ms 10% duty cycle or 500ms single shot

*Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions

	Parameters	Sym	Min	Typ‡	Max	Units
1	DC Supply Voltages	V_{CC} V_{EE}	4.75 -4.75	5.0 -5.0	5.25 -5.25	V V
2	DC Ring Relay Voltage	V_{RLY}		5.0	15	V
3	Operating Temperature	T_{OP}	0	25	70	°C

‡ Typical figures are at 25°C with nominal ±5V supplies and are for design aid only.

s

DC Electrical Characteristics†

		Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1		**Supply Current**	I_{CC} I_{EE}	2.5	5	13 13	mA mA	
2		**Power Consumption**	PC		37.5	137	mW	V_{BAT} not connected
3	$\overline{FL}$ $\overline{RL}$ $\overline{SHK}$ $\overline{RV}$	**Low Level Output Voltage** High Level Output Voltage	V_{OL} V_{OH}	2.4		0.5	V V	I_{OL} = 4mA I_{OH} = 0.4mA
4	$\overline{LRD}$	**Sink Current, Relay to V_{CC}** Clamp Diode Current	I_{OL} I_{CD}	100 150			mA mA	V_{OL} = 0.35V not continuous, LRC=5V
5	LRC	**Low Level Input Voltage** High Level Input Voltage	V_{IL} V_{IH}	2.0		0.8	V V	
6	LRC	**High Level Input Current** Low Level Input Current	I_{IH} I_{IL}			40 40	μA μA	V_{IH} = 5.0V

† Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C with nominal ±5V supplies and are for design aid only.

DC Electrical Characteristics†

	Characteristics	Symbol	Min	Typ‡	Max	Units	Test Conditions
1	Ringing Voltage	VR	40	90	150	V_{rms}	17 to 68Hz
2	Operating Loop Current		16		70	mA	
3	Off-Hook DC Resistance			270	280	Ω	@ 20mA Note 1
4	Leakage Current (Tip-Ring to AGND)				7	mArms	@ 1000VAC
5	$\overline{SHK}$ & $\overline{FL}$ Threshold Tip-Ring (On-hook) Tip-Ring Current (Off-Hook)		12 5		21 15	Vdc mA	$\overline{LRC}$ = 0V $\overline{LRC}$ = 5V
6	$\overline{SHK}$ & $\overline{RL}$ Threshold Tip-Ring (On-hook) Tip-Ring Current (Off-Hook)		12 -5		21 -15	Vdc mA	$\overline{LRC}$ = 0V $\overline{LRC}$ = 5V

† Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C with nominal ±5V supplies and are for design aid only.
Note 1: Maximum figure of 282Ω at 0°C

AC Electrical Characteristics†

	Characteristics	Symbol	Min	Typ‡	Max	Units	Test Conditions
1	2-wire Input Impedance	Zin		600		Ω	
2	Return Loss at 2-wire	RL	20	29		dB	Test Circuit as Fig 6 200-3400 Hz
3	Longitudinal to Metallic Balance		58 55 53	60 60 58		dB dB dB	Test Circuit as Fig 7 200Hz 1000Hz 3400Hz
4	Transhybrid Loss	THL	20	27		dB	200-3400Hz
5	Gain, 2 wire to TX Relative Gain		-0.25 -0.3	0 0	0.25 0.3	dB dB	Test Circuit as Fig 4 1000Hz 200-3400Hz
6	Gain, Rx to 2 wire Relative Gain		-2.25 -0.3	-2 0	-1.75 0.3	dB dB	Test Circuit as Fig 5 1000Hz 200-3400Hz
7	Input impedance at RX			10		kΩ	
8	Output impedance at TX			5		Ω	

9	Signal Overload Level
	                  at 2-wire
	                  at TX
			4.0
			1.7
						dBm
						dBm
							% THD ≤ 5% @ 20mA

10	Total Harmonic Distortion
	                  at 2-wire
	
	                  at TX
		THD			1.0
					
					1.0
						%
						
						%
							Input 0.5V, 1kHz @ RX
							Input 0.5V, 1kHz @ Tip-Ring

11	Idle Channel Noise
	                  at 2-Wire
	                  at TX
		NC		15
				15
					16.5
					16.5
						dBrnC
						dBrnC	

12	Power Supply Rejection Ratio at 2-wire and TX
	                  V_{CC}
	                  V_{EE}
		PSRR	25
			25
				48
				47
						dB
						dB
							Ripple 0.1V, 1kHz

13	On-Hook Gain, 2-Wire to TX Relative to Off-Hook Gain		-1	0	1	dB	Input 1000Hz @ 0.5V
14	Met. to Long. Balance		60 40	62 48				Test Circuit as Fig. 8 200-1000Hz 1000-3400Hz
15	Common Mode Rejection Ratio	CMRR	48	55		dB	Test Circuit as Fig. 7 1000Hz, $\overline{FL}$ = 0V, I_{Loop} = 25mA

† Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C with nominal ±5V supplies and are for design aid only.

Figure 4 - 2-4 Wire Gain Test Circuit

Figure 5 - 4-2 Wire Gain Test Circuit

Return Loss = 20 * Log (V1\Vs)

Figure 6 - Return Loss Test Circuit

Long to Met Bal. = 20 * Log (V1\Vs)
CMRR = 20 * Log (Vtx\Vs) - (2-4W Gain)

Figure 7 - Longitudinal to Metallic Balance and CMRR Test Circuit

**Figure 8 - Metallic to Longitudinal Balance Test Circuit**

Notes:

1) Not to scale

2) Dimensions in inches.(Dimensions in millimetres)

3) Pin tolerances are non-accumulative.

4) Recommended soldering conditions: Wave soldering temperature 260°C for 10 secs.

   * Dimensions to centre of pin.

Figure 9 - Mechanical Data (SIL Package)

ZARLINK
SEMICONDUCTOR™

**For more information about all Zarlink products
visit our Web Site at**

www.zarlink.com

TECHNICAL DOCUMENTATION - NOT FOR RESALE