TS4990

### 1.2W Audio Power Amplifier with Active-Low Standby Mode

- Operating from $\mathrm{V}_{\mathrm{cc}}=2.2 \mathrm{~V}$ to 5.5 V
- 1.2W Output power @ Vcc=5V, THD=1\%, $\mathrm{f}=1 \mathrm{kHz}$, with $8 \Omega$ Load
- Ultra-low consumption in standby mode (10nA)
- 62dB PSRR @ 217Hz in grounded mode
- Near-zero POP \& CLICK

■ Ultra-low distortion (0.1\%)

- Unity gain stable
- Available in a 9-bump Flip-Chip, MiniSO8 and DFN8 packages


## Description

The TS4990 has been designed for demanding audio applications such as mobile phones and to minimize the number of external components.
This Audio Power Amplifier is capable of delivering 1.2W of continuous RMS Output Power into an $8 \Omega$ load @ 5 V .

An externally-controlled standby mode reduces the supply current to less than 10 nA . It also includes internal thermal shutdown protection.

The unity-gain stable amplifier can be configured by external gain setting resistors.

## Applications

■ Mobile phones (cellular / cordless)

- Laptop / notebook computers

Pin Connections (top view)


■ PDAs

- Portable audio devices


## Order Codes

| Part Number | Temperature Range | Package | Packing | Marking |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { TS4990IJT } \\ & \text { TS4990EIJT }{ }^{1} \end{aligned}$ | $-40,+85^{\circ} \mathrm{C}$ | Flip-Chip | Tape \& Reel | A90 |
| TS4990IST |  | mini SO | Tape \& Reel | K990 |
| TS4990IQT |  | DFN | Tape \& Reel | K990 |
| TS4990EKIJT | $-40,+85^{\circ} \mathrm{C}$ | FC+Back coating | Tape \& Reel | A90 |

[^0]Figure 1: Typical application schematic


## 1 Absolute Maximum Ratings

## Table 1:Key parameters and their absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| VCC | Supply voltage ${ }^{1}$ | 6 | V |
| $V_{i}$ | Input Voltage ${ }^{2}$ | $\mathrm{G}_{\mathrm{ND}}$ to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Toper | Operating Free Air Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {thja }}$ | Thermal Resistance Junction to Ambient <br> Flip-Chip ${ }^{3}$ <br> MiniSO8 <br> DFN8 | $\begin{aligned} & 250 \\ & 215 \\ & 120 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Pd | Power Dissipation | Internally Limited |  |
| ESD | Human Body Model | 2 | kV |
| ESD | Machine Model | 200 | V |
|  | Latch-up Immunity | 200mA |  |
|  | Lead Temperature (soldering, 10 sec ) Lead Temperature (soldering, 10 sec ) for Lead-Free version | $\begin{aligned} & 250 \\ & 260 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

1) All voltage values are measured with respect to the ground pin.
2) The magnitude of input signal must never exceed $V_{C C}+0.3 \mathrm{~V} / \mathrm{G}_{\mathrm{ND}}-0.3 \mathrm{~V}$
3) Device is protected in case of over temperature by a thermal shutdown active @ $150^{\circ} \mathrm{C}$.

Table 2:Operating Conditions

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2.2 to 5.5 | V |
| VICM | Common Mode Input Voltage Range | 1.2 V to $\mathrm{V}_{\mathrm{CC}}$ | V |
| VSTB | Standby Voltage Input: <br> Device ON <br> Device OFF | $\begin{aligned} & 1.35 \leq \mathrm{V}_{\text {STB }} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{GND} \leq \mathrm{V}_{\text {STB }} \leq 0.4 \end{aligned}$ | V |
| RL | Load Resistor | $\geq 4$ | $\Omega$ |
| $\begin{aligned} & \text { ROUT- } \\ & \text { GND } \end{aligned}$ | Resistor Output to GND ( $\mathrm{V}_{\text {STB }}=\mathrm{GND}$ ) | $\geq 1$ | $\mathrm{M} \Omega$ |
| TSD | Thermal Shutdown Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| RTHJA | Thermal Resistance Junction to Ambient <br> Flip-Chip ${ }^{1}$ <br> MiniSO8 <br> DFN8 ${ }^{2}$ | $\begin{gathered} 100 \\ 190 \\ 40 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1) This thermal resistance is reached with a $100 \mathrm{~mm}^{2}$ copper heatsink surface.
2) When mounted on a 4-layer PCB.

## 2 Electrical Characteristics

Table 3:Electrical characteristics when $\mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V}$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current No input signal, no load |  | 3.7 | 6 | mA |
| $\mathrm{I}_{\text {StandBy }}$ | Standby Current ${ }^{1}$ <br> No input signal, Vstdby $=G_{N D}, R L=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Output Offset Voltage No input signal, RL $=8 \Omega$ |  | 1 | 10 | mV |
| Po | $\begin{aligned} & \text { Output Power } \\ & \mathrm{THD}=1 \% \mathrm{Max}, \mathrm{~F}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega \end{aligned}$ | 0.9 | 1.2 |  | W |
| THD + N | Total Harmonic Distortion + Noise Po $=1 \mathrm{Wrms}, \mathrm{Av}=2,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.2 |  | \% |
| PSRR | Power Supply Rejection Ratio ${ }^{2}$ <br> $R L=8 \Omega$, Av $=2$, Vripple $=200 \mathrm{mV}$ pp, Input Grounded $\mathrm{F}=217 \mathrm{~Hz}$ <br> $\mathrm{F}=1 \mathrm{kHz}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 62 \\ & 64 \end{aligned}$ |  | dB |
| Twu | Wake-Up Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 90 | 130 | ms |
| T STDB | Standby Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {STDBH }}$ | Standby Voltage Level High |  |  | 1.3 | V |
| $V_{\text {StdBL }}$ | Standby Voltage Level Low |  |  | 0.4 | V |
| $\Phi_{M}$ | Phase Margin at Unity Gain $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 65 |  | Degrees |
| GM | Gain Margin $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 1.5 |  | MHz |

1) Standby mode is activated when Vstdby is tied to Gnd
2) All PSRR data limits are guaranteed by production sampling tests

Dynamic measurements $-20^{*} \log (\mathrm{rms}($ Vout $) /$ rms $($ Vripple) $)$. Vripple is the sinusoidal signal superimposed upon Vcc.

Table 4:Electrical Characteristics when $\mathrm{V}_{\mathrm{cc}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current No input signal, no load |  | 3.3 | 6 | mA |
| $I_{\text {standby }}$ | Standby Current ${ }^{1}$ <br> No input signal, Vstdby $=G_{N D}, R L=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Output Offset Voltage No input signal, RL $=8 \Omega$ |  | 1 | 10 | mV |
| Po | Output Power $\text { THD }=1 \% \text { Max, } F=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ | 375 | 500 |  | mW |
| THD + N | Total Harmonic Distortion + Noise <br> $\mathrm{Po}=400 \mathrm{mWrms}, \mathrm{Av}=2,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.1 |  | \% |
| PSRR | Power Supply Rejection Ratio ${ }^{2}$ <br> RL $=8 \Omega$, Av $=2$, Vripple $=200 \mathrm{mVpp}$, Input Grounded $\begin{aligned} & \mathrm{F}=217 \mathrm{~Hz} \\ & \mathrm{~F}=1 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 61 \\ & 63 \end{aligned}$ |  | dB |
| Twu | Wake-Up Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 110 | 140 | ms |
| $\mathrm{T}_{\text {StdB }}$ | Standby Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {StDBH }}$ | Standby Voltage Level High |  |  | 1.2 | V |
| $\mathrm{V}_{\text {StdBL }}$ | Standby Voltage Level Low |  |  | 0.4 | V |
| $\Phi_{M}$ | Phase Margin at Unity Gain $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 65 |  | Degrees |
| GM | Gain Margin $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 1.5 |  | MHz |

1) Standby mode is activated when Vstdby is tied to Gnd
2) All PSRR data limits are guaranteed by production sampling tests

Dynamic measurements -20*log(rms(Vout)/rms(Vripple)). Vripple is the sinusoidal signal superimposed upon Vcc.

Table 5:Electrical characteristics when $\mathrm{V}_{\mathrm{cc}}=\mathbf{2 . 6 V}$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current No input signal, no load |  | 3.1 | 6 | mA |
| $I_{\text {Standby }}$ | Standby Current ${ }^{1}$ <br> No input signal, Vstdby $=G_{N D}, R L=8 \Omega$ |  | 10 | 1000 | nA |
| Voo | Output Offset Voltage No input signal, RL $=8 \Omega$ |  | 1 | 10 | mV |
| Po | Output Power $\mathrm{THD}=1 \% \text { Max, } \mathrm{F}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ | 220 | 300 |  | mW |
| THD + N | Total Harmonic Distortion + Noise $\mathrm{Po}=200 \mathrm{mWrms}, \mathrm{Av}=2,20 \mathrm{~Hz} \leq \mathrm{F} \leq 20 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ |  | 0.1 |  | \% |
| PSRR | Power Supply Rejection Ratio ${ }^{2}$ <br> RL $=8 \Omega$, Av $=2$, Vripple $=200 \mathrm{mVpp}$, Input Grounded $\begin{aligned} & \mathrm{F}=217 \mathrm{~Hz} \\ & \mathrm{~F}=1 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 60 \\ & 62 \end{aligned}$ |  | dB |
| $\mathrm{T}_{\text {wu }}$ | Wake-Up Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 125 | 150 | ms |
| T STDB | Standby Time ( $\mathrm{Cb}=1 \mu \mathrm{~F}$ ) |  | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {STDBH }}$ | Standby Voltage Level High |  |  | 1.2 | V |
| $\mathrm{V}_{\text {StDBL }}$ | Standby Voltage Level Low |  |  | 0.4 | V |
| $\Phi_{M}$ | Phase Margin at Unity Gain $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 65 |  | Degrees |
| GM | Gain Margin $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 |  | dB |
| GBP | Gain Bandwidth Product $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 1.5 |  | MHz |

1) Standby mode is activated when Vstdby is tied to Gnd
2) All PSRR data limits are guaranteed by production sampling tests

Dynamic measurements $-20^{*} \log (\mathrm{rms}($ Vout $) / \mathrm{rms}($ Vripple) ). Vripple is the sinusoidal signal superimposed upon Vcc.
Table 6:Components description

| Components | Functional Description |
| :---: | :--- |
| $\mathbf{R}_{\text {in }}$ | Inverting input resistor which sets the closed loop gain in conjunction with $\mathrm{R}_{\text {feed }}$. This resistor also <br> forms a high pass filter with $\mathrm{C}_{\text {in }}(\mathrm{fc}=1 /(2 \times$ Pi $\times$ Rin $\times$ Cin $))$ |
| $\mathbf{C}_{\text {in }}$ | Input coupling capacitor which blocks the DC voltage at the amplifier input terminal. |
| $\mathbf{R}_{\text {feed }}$ | Feed back resistor which sets the closed loop gain in conjunction with $\mathrm{R}_{\text {in }}$. |
| $\mathbf{C}_{\mathbf{s}}$ | Supply Bypass capacitor which provides power supply filtering. |
| $\mathbf{C}_{\mathbf{b}}$ | Bypass pin capacitor which provides half supply filtering. |
| $\mathbf{C}_{\text {feed }}$ | Low pass filter capacitor allowing to cut the high frequency (low pass filter cut-off frequency <br> $1 /\left(2 \times\right.$ Pi $\left.\left.\times \mathrm{R}_{\text {feed }} \times \mathrm{C}_{\text {feed }}\right)\right)$ |
| Av | Closed loop gain in BTL configuration $=2 \times\left(\mathrm{R}_{\text {feed }} / \mathrm{R}_{\text {in }}\right)$ |
| Exposed Pad | DFN8 Exposed pad is electricaly connected to pin7. See page 24 for more information. |

Figure 2: Open Loop Frequency Response


Figure 3: Open Loop Frequency Response


Figure 4: Open Loop Frequency Response


Figure 5: Open Loop Frequency Response


Figure 6: Open Loop Frequency Response


Figure 7: Open Loop Frequency Response


Figure 8: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 9: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 10: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 11: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 12: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 13: Power Supply Rejection Ratio (PSRR) vs Power supply


Figure 14: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 15: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 16: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 17: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 18: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 19: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 20: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 21: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 22: Output Power vs Power Supply Voltage


Figure 23: Power Supply Rejection Ratio (PSRR) vs DC Output Voltage


Figure 24: Power Supply Rejection Ratio (PSRR) at $\mathrm{F}=217 \mathrm{~Hz}$ vs Bypass Capacitor


Figure 25: Output Power vs Power Supply Voltage


Figure 26: Output Power vs Power Supply Voltage


Figure 27: Output Power vs Load Resistor


Figure 28: Output Power vs Load Resistor


Figure 29: Output Power vs Power Supply Voltage


Figure 30: Output Power vs Load Resistor


Figure 31: Power Dissipation vs Pout


Figure 32: Power Dissipation vs Pout


Figure 33: Power Derating Curves


Figure 34: Clipping Voltage vs Power Supply Voltage and Load Resistor


Figure 35: Power Dissipation vs Pout


Figure 36: Clipping Voltage vs Power Supply Voltage and Load Resistor


Figure 37: Current Consumption vs Power Supply Voltage


Figure 38: Current Consumption vs Standby Voltage @ Vcc = 5V


Figure 39: Current Consumption vs Standby Voltage @ Vcc=2.6V


Figure 40: THD + N vs Output Power


Figure 41: Current Consumption vs Standby Voltage @ Vcc=3.3V


Figure 42: Current Consumption vs Standby Voltage @ Vcc=2.2V


Figure 43: THD + N vs Output Power


Figure 44: THD + N vs Output Power


Figure 45: THD + N vs Output Power


Figure 46: THD + N vs Output Power


Figure 47: THD + N vs Output Power


Figure 48: THD + N vs Output Power


Figure 49: THD + N vs Output Power


Figure 50: THD + N vs Output Power


Figure 51: THD + N vs Frequency


Figure 52: Signal to Noise Ratio vs Power Supply with Unweighted Filter (20Hz to 20 kHz )


Figure 53: THD + N vs Frequency


Figure 54: THD + N vs Frequency


Figure 55: Signal to Noise Ratio vs Power Supply with Unweighted Filter (20Hz to 20 kHz )


Figure 56: Signal to Noise Ratio vs Power Supply with A Weighted Filter


Figure 57: Output Noise Voltage device ON


Figure 58: Signal to Noise Ratio vs Power Supply with A Weighted Filter


Figure 59: Output Noise Voltage device in Standby


## 3 Application Information

### 3.1 BTL configuration principle

The TS4990 is a monolithic power amplifier with a BTL output type. BTL (Bridge Tied Load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

$$
\begin{aligned}
& \text { Single-ended output } 1=V_{\text {out } 1}=V_{\text {out }}(V) \\
& \text { Single ended output } 2=V_{\text {out } 2}=-V_{\text {out }}(V) \\
& \text { and } V_{\text {out } 1}-V_{\text {out } 2}=2 V_{\text {out }}(V)
\end{aligned}
$$

The output power is:

$$
P_{\text {out }}=\frac{\left(2 V_{\text {outRMS }}\right)^{2}}{R_{L}}
$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single ended configuration.

### 3.2 Gain In typical application schematic

The typical application schematic is shown in page 1.

In the flat region (no $\mathrm{C}_{\text {in }}$ effect), the output voltage of the first stage is (in Volts):

$$
V_{\text {out } 1}=\left(-V_{\text {in }}\right)-\frac{R_{\text {feed }}}{R_{\text {in }}^{-}}
$$

For the second stage: $\mathrm{V}_{\text {out2 }}=-\mathrm{V}_{\text {out1 }}(\mathrm{V})$
The differential output voltage is (in Volts):

$$
\mathrm{V}_{\text {out2 }}-\mathrm{V}_{\text {out } 1}=2 \mathrm{~V}_{\text {in }} \frac{\mathrm{R}_{\text {feed }}}{\mathrm{R}_{\text {in }}^{-}}
$$

The differential gain named gain $\left(G_{v}\right)$ for more convenient usage is:

$$
G_{v}=\frac{V_{\text {out2 }}-V_{\text {out1 }}}{V_{\text {in }}}=\frac{R_{\text {feed }}}{R_{\text {in }}}
$$

$V_{\text {out2 }}$ is in phase with $V_{\text {in }}$ and $V_{\text {out1 }}$ is phased $180^{\circ}$ with $\mathrm{V}_{\mathrm{in}}$. This means that the positive terminal of the loudspeaker should be connected to $\mathrm{V}_{\text {out2 }}$ and the negative to $\mathrm{V}_{\text {out }}$.

### 3.3 Low and high frequency response

In the low frequency region, $\mathrm{C}_{\text {in }}$ starts to have an effect. $\mathrm{C}_{\text {in }}$ forms with $\mathrm{R}_{\text {in }}$ a high-pass filter with a 3 dB cut-off frequency. $\mathrm{F}_{\mathrm{CL}}$ is in Hz .

$$
\mathrm{F}_{\mathrm{CL}}=\frac{1}{2 \pi \mathrm{R}_{\text {in }} \mathrm{C}_{\text {in }}}
$$

In the high frequency region, you can limit the bandwidth by adding a capacitor ( $\mathrm{C}_{\text {feed }}$ ) in parallel with $R_{\text {feed }}$. It forms a low-pass filter with a -3dB cut-off frequency. $\mathrm{F}_{\mathrm{CH}}$ is in Hz .

$$
\mathrm{F}_{\mathrm{CH}}=\frac{1}{2 \pi \bar{R}_{\text {feed }}^{--} \overline{\mathrm{C}}_{\text {feed }}^{---}}
$$

The following graph shows an example of $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {feed }}$ influence.

Figure 60: Frequency response gain vs Cin, \& Cfeed


### 3.4 Power dissipation and efficiency

Hypotheses:

- Load voltage and current are sinusoidal ( $\mathrm{V}_{\text {out }}$ and
$\mathrm{I}_{\text {out }}$ )
- Supply voltage is a pure DC source $\left(\mathrm{V}_{\mathrm{cc}}\right)$

Regarding the load we have:

$$
V_{\text {out }}=V_{\text {PEAK }} \sin \omega t(\mathrm{~V})
$$

and

$$
I_{\text {out }}=\frac{V_{\text {out }}}{R L}(A)
$$

and

$$
P_{\text {out }}=\frac{V_{P E A K}{ }^{2}}{2 R L}(W)
$$

Therefore, the average current delivered by the supply voltage is:

$$
I_{A V C}=2 \frac{V_{P E A K}}{\pi R L}(A)
$$

The power delivered by the supply voltage is:

$$
\text { Psupply }=\mathrm{Vcc} \mathrm{Icc}_{\mathrm{AVG}}(\mathrm{~W})
$$

Then, the power dissipated by each amplifier is $P_{\text {diss }}=P_{\text {supply }}-P_{\text {out }}(W)$

$$
P_{\text {diss }}=\frac{2 \sqrt{2} V_{C C}}{\pi \sqrt{R_{L}}} \sqrt{P_{-\bar{u} \bar{u}^{\prime}}}-P_{-\overline{o u t}}^{---}
$$

and the maximum value is obtained when:

$$
\frac{\partial \text { Pdiss }}{\partial P_{\text {out }}}=0
$$

and its value is:

$$
\text { Pdissmax }=\frac{2 V_{c c^{2}}}{\pi^{2} R_{L}}(W)
$$

Note: This maximum value is only dependent on power supply voltage and load values.

The efficiency is the ratio between the output power and the power supply

$$
\eta=\frac{P_{\text {out }}}{P_{\text {supply }}}=\frac{\pi \mathrm{VPEAK}}{4 \mathrm{Vcc}}
$$

The maximum theoretical value is reached when Vpeak = Vcc, so

$$
\frac{\pi}{4}=78.5 \%
$$

### 3.5 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4990. A power supply bypass capacitor $\mathrm{C}_{\mathrm{S}}$ and a bias voltage bypass capacitor $\mathrm{C}_{\mathrm{B}}$.
$\mathrm{C}_{S}$ has particular influence on the THD +N in the high frequency region (above 7 kHz ) and an indirect influence on power supply disturbances. With a value for $\mathrm{C}_{\mathrm{S}}$ of $1 \mu \mathrm{~F}$, you can expect similar THD+N performances to those shown in the datasheet.

In the high frequency region, if $\mathrm{C}_{\mathrm{S}}$ is lower than $1 \mu \mathrm{~F}$, it increases THD +N and disturbances on the power supply rail are less filtered.

On the other hand, if $\mathrm{C}_{\mathrm{S}}$ is higher than $1 \mu \mathrm{~F}$, those disturbances on the power supply rail are more filtered.
$\mathrm{C}_{\mathrm{b}}$ has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).
If $C_{b}$ is lower than $1 \mu \mathrm{~F}, \mathrm{THD}+\mathrm{N}$ increases at lower frequencies and PSRR worsens.

If $\mathrm{C}_{\mathrm{b}}$ is higher than $1 \mu \mathrm{~F}$, the benefit on THD +N at lower frequencies is small, but the benefit to PSRR is substantial.

Note that $\mathrm{C}_{\text {in }}$ has a non-negligible effect on PSRR at lower frequencies. The lower the value of $\mathrm{C}_{\mathrm{in}}$, the higher the PSRR.

### 3.6 Wake-up time: $\mathrm{T}_{\mathrm{Wu}}$

When the standby is released to put the device ON, the bypass capacitor $\mathrm{C}_{\mathrm{b}}$ will not be charged immediately. $\mathrm{As} \mathrm{C}_{\mathrm{b}}$ is directly linked to the bias of the amplifier, the bias will not work properly until the $\mathrm{C}_{\mathrm{b}}$ voltage is correct. The time to reach this voltage is called wake-up time or $T_{\mathrm{WU}}$ and specified in electrical characteristics table with $C_{b}=1 \mu \mathrm{~F}$.
If $C_{b}$ has a value other than $1 \mu \mathrm{~F}$, please refer to the graph in Figure 60 to establish the wake-up time value.

Figure 61: Typical wake-up time vs. $\mathrm{C}_{\mathrm{b}}$


Due to process tolerances, the maximum value of wake-up time could be establish by the graph in Figure 61:

Figure 62: Maximum wake-up time vs. $\mathrm{C}_{\mathrm{b}}$


Note: Bypass capacitor $\mathrm{C}_{\mathrm{b}}$ as also a tolerance of typically $+/-20 \%$. To calculate the wake-up time with this tolerance, refer to the previous graph (considering for example for $\mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$ in the range of $0.8 \mu \mathrm{~F} \leq 1 \mu \mathrm{~F} \leq 1.2 \mu \mathrm{~F}$ ).

### 3.7 Shutdown time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in shutdown mode is a few microseconds.

Note: In shutdown mode, Bypass pin and Vin- pin are shortcircuited to ground by internal switches. This allows a quick discharge of $\mathrm{C}_{\mathrm{b}}$ and $\mathrm{C}_{\mathrm{in}}$ capacitors.

### 3.8 Pop performance

Pop performance is intimately linked with the size of the input capacitor $\mathrm{C}_{\text {in }}$ and the bias voltage bypass capacitor $\mathrm{C}_{\mathrm{b}}$.
The size of $\mathrm{C}_{\text {in }}$ is dependent on the lower cut-off frequency and PSRR values requested. The size of $\mathrm{C}_{\mathrm{b}}$ is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, $\mathrm{C}_{\mathrm{b}}$ determines the speed with which the amplifier turns ON. In order to reach near zero pop and click, the equivalent input constant time,

$$
\tau_{\text {in }}=\left(R_{\text {in }}+2 k \Omega\right) x C_{\text {in }} \text { (s) with } R_{\text {in }} \geq 5 k \Omega
$$

must not reach the $\tau_{\text {in }}$ maximum value as indicated in the graph below.

Figure 63: $\tau_{\text {in }}$ max. versus bypass capacitor


By following previous rules, the TS4990 can reach near zero pop and click even with high gains such as 20 dB .

## Example:

With $\mathrm{R}_{\text {in }}=22 \mathrm{k} \Omega$ and a $20 \mathrm{~Hz},-3 \mathrm{db}$ low cut-off frequency, $\mathrm{C}_{\mathrm{in}}=361 \mathrm{nF}$. So, $\mathrm{C}_{\text {in }}=390 \mathrm{nF}$ with standard value which gives a lower cut-off frequency equal to 18.5 Hz . In this case, $\left(R_{\text {in }}+2 \mathrm{k} \Omega\right) \times \mathrm{C}_{\text {in }}=9.36 \mathrm{~ms}$. When referring to the previous graph, if $\mathrm{C}_{\mathrm{b}}=1 \mu \mathrm{~F}$ and $\mathrm{Vcc}=5 \mathrm{~V}$, we read 20 ms max. This value is twice as high as our current value, thus we can state that pop and click will be reduced to its lowest value.

Minimizing both $\mathrm{C}_{\text {in }}$ and the gain benefits both the pop phenomena, and the cost and size of the application.

### 3.9 Application: differential inputs btl power amplifier

The schematic in Figure 63 shows how to design the TS4990 to work in a differential input mode.

The gain of the amplifier is:

$$
G_{\text {VDIFF }}=2 \frac{R_{2}}{R_{1}}
$$

In order to reach the optimal performance of the differential function, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ should be matched at $1 \%$ max.

Figure 64: Differential input amplifier configuration


The input capacitor $\mathrm{C}_{\mathrm{IN}}$ could be calculated by the
following formula using the -3dB lower frequency required. ( $F_{L}$ is the lower frequency required)

$$
\mathrm{C}_{\mathbb{I N}} \approx \frac{1}{2 \pi R_{1} F_{\mathrm{L}}}(\mathrm{~F})
$$

Note: This formula is true only if:

$$
\mathrm{F}_{\mathrm{CB}}=\frac{1}{2 \pi\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{\mathrm{B}}}(\mathrm{~Hz})
$$

is 5 times lower than $\mathrm{F}_{\mathrm{L}}$.
The following bill of material is an example of a differential amplifier with a gain of 2 and a -3dB lower cut-off frequency of about 80 Hz .

Components:

| Designator | Part Type |
| :---: | :---: |
| R 1 | $20 \mathrm{k} / 1 \%$ |
| R 2 | $20 \mathrm{k} / 1 \%$ |
| $\mathrm{C}_{\text {in }}$ | 100 nF |
| $\mathrm{C}_{\mathrm{b}}=\mathrm{C}_{\mathrm{S}}$ | $1 \mu \mathrm{~F}$ |
| U 1 | TS 4990 |

## 4 Package MechanicaL Data

### 4.1 TS4990IJT Pinout and Package Mechanical Data

### 4.1.1 Pinout (top view)



Balls are underneath
4.1.2 Marking (top view)


- ST Logo
- Part number: A90
- Three digits Datecode: YWW

E symbol for lead-free only

- The dot is for marking pin A1


### 4.1.3 Package Mechanical Data for 9-bump Flip-Chip



### 4.1.4 Daisy Chain Mechanical Data



## Remarks

The daisy chain sample features two by two pin connections. The schematic above illustrates the way pins connect to each other. This sample is used to test continuity on your board. Your PCB needs to be designed the opposite way, so that pins that are unconnected in the daisy chain sample, are connected on your PCB. If you do this, by simply connecting a Ohmmeter between pin A1 and pin A3, the soldering process continuity can be tested.

Order code

| Part Number | Temperature Range | Package | Marking |
| :---: | :---: | :---: | :---: |
|  |  | J |  |
| TSDC05IJT TSDC05EIJT ${ }^{1}$ | $-40,+85^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & \hline \text { DC3 } \\ & \text { DC3 } \end{aligned}$ |

[^1]
### 4.1.5 TS4990 Footprint Recommendations



### 4.1.6 Tape \& Reel Specification (top view)



## Device orientation

The devices are oriented in the carrier pocket with pin number A1 adjacent to the sprocket holes.

### 4.2 Mini SO8 Package Mechanical Data

## miniSO-8 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.1 |  |  | 0.043 |
| A1 | 0.05 | 0.10 | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.78 | 0.86 | 0.94 | 0.031 | 0.031 | 0.037 |
| b | 0.25 | 0.33 | 0.40 | 0.010 | 0.13 | 0.013 |
| c | 0.13 | 0.18 | 0.23 | 0.005 | 0.007 | 0.009 |
| D | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |
| E | 4.75 | 4.90 | 5.05 | 0.187 | 0.193 | 0.199 |
| E1 | 2.90 | 3.00 | 3.10 | .0114 | 0.118 | 0.122 |
| e |  | 0.65 |  |  | 0.026 |  |
| K | $0^{\circ}$ |  | $6^{\circ}$ | $0{ }^{\circ}$ |  |  |
| L | 0.40 | 0.55 | 0.70 | 0.016 | 0.022 | 0.028 |
| L1 |  |  | 0.10 |  |  | 0.004 |



PIN 1 IDENTIFICATION

### 4.3 DFN8 Package Mechanical Data

DFN8 EXPOSED PAD (E2 X D2) IS CONNECTED TO PIN NUMBER 7.
FOR ENHANCED THERMAL PERFORMANCE, THE EXPOSED PAD MUST BE SOLDERED TO A COPPER AREA ON THE PCB, ACTING AS HEATSINK. THIS COPPER AREA CAN BE ELECTRICALY CONNECTED TO PIN7 OR LEFT FLOATING.

DFN8 (3x3) MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX |
| A | 0.80 | 0.90 | 1.00 | 31.5 | 35.4 | 39.4 |
| A1 |  | 0.02 | 0.05 |  | 0.8 | 2.0 |
| A2 |  | 0.70 |  |  | 27.6 |  |
| A3 |  | 0.20 |  |  | 7.9 |  |
| b | 0.18 | 0.23 | 0.30 | 7.1 | 9.1 | 11.8 |
| D | 2.875 | 3.00 | 3.125 |  | 118.1 |  |
| D2 | 2.23 | 2.38 | 2.48 | 87.8 | 93.7 | 97.7 |
| E | 2.875 | 3.00 | 3.125 |  | 118.1 |  |
| E2 | 1.49 | 1.64 | 1.74 | 58.7 | 64.6 | 68.5 |
| e |  | 0.50 |  |  | 19.7 |  |
| L | 0.30 | 0.40 | 0.50 | 11.8 | 15.7 | 19.7 |



## 5 Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| July 2002 | 1 | First Release |
| September 2003 | 2 | Update Mechanical Data |
| October 2004 | 3 | Order code for Back coating on Flip chip |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com


[^0]:    1) Lead free Flip-Chip part number
[^1]:    1) Lead free Daisy Chain part number
