# 16-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-16F MB90210 Series

# MB90214/P214A/P214B/W214A/W214B/V210

#### DESCRIPTION


The MB90210 series is a line of 16-bit microcontrollers particularly suitable for system control of video cameras, VTRs, and copiers. The F<sup>2</sup>MC-16F CPU integrated in this series is based on the F<sup>2</sup>MC\*-16, while providing enhanced instructions for high-level languages and supporting extended addressing modes.

The MB90210 series incorporates a variety of peripheral resources such as a PWC timer with 4 channels, a 10/ 8-bit A/D converter with 8 inputs, UART serial ports with 3 channels (1 channel for CTS and 1 channel for dual input/output pin switching), 16-bit reload timers with 8 channels, and an 8-bit PPG timer with 1 channel.

MB90P214B/W214B is under development.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.

#### PACKAGE



#### ■ FEATURES

#### F<sup>2</sup>MC-16F CPU

- Minimum execution time: 62.5 ns/16-MHz oscillation (using a duty control system)
- Instruction sets optimized for controllers
   Upward object-compatible with the F<sup>2</sup>MC-16(H)
   Various data types (bit, byte, word, and long-word)
   Instruction cycle improved to speed up operation
   Extended addressing modes: 25 types
   High coding efficiency
   Access method (bank access with linear pointer)
   Enhanced multiplication and division instructions (with signed instructions added)
   Higher-precision operation using a 32-bit accumulator
- Extended intelligent I/O service (Automatic transfer function independent of instructions) access area expanded to 64 Kbytes
- Enhanced instruction set applicable to high-level language (C) and multitasking System stack pointer
   Enhanced pointer-indirect instructions
   Barrel shift instruction
   Stack check function
- Increased execution speed: 8-byte instruction queue
  Powerful interrupt functions: 8 levels and 29 sources
- Towerial interrupt functions. O levels and 25

#### **Integrated Peripheral Resources**

- ROM: 64 Kbytes (MB90214)
   EPROM: 64 Kbytes (MB90W214A/W214B)
   OTPROM: 64Kbytes (MB90P214A/P214B)
- RAM: 3 Kbytes (MB90214) 4 Kbytes (MB90P214A/P214B/W214A/W214B/V210)
- General-purpose ports: max. 65 channels
- PWC timer with time measurement function: 4 channels
- 10- or 8-bit A/D converter: 8 channels
- UART: 3 channels
- Including: 1 channel with CTS function
  - 1 channel with I/O pin switching function
- 16-bit reload timer
   Toggled output, external clock, and gate functions: 4 channels
  - External clock and gate functions: 4 channels
- 8-bit PPG timer: 1 channel
- External-interrupt inputs: 4 channels
- Write-inhibit RAM: 256 bytes (MB90V210: 512 bytes)
- Timebase counter: 18 bits
- Clock gear function
- Low-power consumption mode
- Sleep mode
- Stop mode
- Hardware standby mode

#### **Product Description**

- MB90214 is a mask ROM product.
- MB90P214A/P214B are OTPROM products.
- MB90W214A/W214B are EPROM products. ES only.
- Operating temperature of MB90P214A/W214A is -40°C to +85°C.
  - (However, the AC characteristics is assured in  $-40^{\circ}$ C to  $+70^{\circ}$ C)
- MB90V210 is a evaluation device for the program development. ES only.

#### ■ PRODUCT LINEUP


Part number Parameter	MB90214	MB90P214A MB90P214B	MB90W214A MB90W214B	MB90V210			
Classification	Mask ROM product	OTPROM product	EPROM product	For evaluation			
ROM size	64 Kbytes	64 Kbytes	64 Kbytes	—			
RAM size	3 Kbytes	4 Kbytes	4 Kbytes	4 Kbytes			
CPU functions	Number of ins Instruction bit Instruction ler Data bit lengtl Minimum exec Interrupt proc	length: ngth: h: cution time:	420 8 or 16 bits 1 to 7 bytes 1, 4, 8, 16, or 32 l 62.5 ns/16 MHz 1.0 μs/16 MHz (m				
Ports	I/O ports (N-c I/O ports (CM Total:	h open-drain): OS):	8 57 65				
PWC timer	16-bit pulse-width cou	timer operation (opera int operation (Allowing	channels: 4 ting clock cycle: 0.25 μ continuous/one-shot me t, and divided-frequenc	easurement, H/L width			
A/D converter	Resolution: 10 or 8 bits, Number of inputs: 8 Single conversion mode (conversion for each input channel) Scan conversion mode (continuous conversion for up to 8 consecutive channels) Continuous conversion mode (repeated conversion for a selected channel) Stop conversion mode (conversion every fixed cycle)						
UART	Number of channels: 3 (1 channel with CTS function; 1 channel with I/O pin switching function) Clock-synchronous transfer mode (full-duplex double buffering, 7- to 9-bit data length, 2400 to 62500 bps) Asynchronous transfer mode (full-duplex double buffering, 7- to 9-bit data length, 2400 to 62500 bps)						
Timer	16-bit reloa		: 4 channels $\times$ 2 types ating clock cycle: 0.25	us to 1.05 s)			
PPG timer	Number of channels: 1 8-bit PPG operation (operating clock cycle: 0.25 μs to 6 s)						
External interrupt	Number of inputs: 4 External interrupt mode (allowing interrupts to activate at four different request levels) Simple DMA start mode (allowing extended I <sup>2</sup> OS to activate at two different request levels)						
Write-inhibit RAM	RAM size: 256 bytes (MB90V210: 512 bytes) RAM write-protectable with WI pin						
Standby mode	Stop mode (activated by software or hardware) and sleep mode						
Gear function	Machine clock opera	ating frequency switchir	ng: 16, 8, 4, or 1 MHz (a	at 16 MHz oscillation)			
Package	FPT-80	DP-M06	FPT-80C-C02	PGA-256C-A02			

#### ■ DIFFERENCES BETWEEN MB90214 (MASK ROM PRODUCT) AND MB90P214A/P214B/ W214A/W214B

Part number	MB90214	MB90P214A	MB90W214A
Parameter		MB90P214B	MB90W214B
ROM	Mask ROM	OTPROM	EPROM
	64 Kbytes	64 Kbytes	64 Kbytes
Pin function 43 pins	MD2 pin	MD2/V <sub>PP</sub> pin	

Note: MB90V210, device used for evaluation, is not warranted for electrical specifications.

#### ■ PIN ASSIGNMENT



#### ■ PIN DESCRIPTION

Pin no.		Circuit	
QFP*	Pin name	type	Function
64, 65	X0 X1	A	Crystal oscillator pins (16 MHz)
67 to 74	P00 to P07	В	General-purpose I/O ports These ports are available only in the single-chip mode.
	D00 to D07		I/O pins for the lower eight bits of external data bus These pins are available in an external-bus mode.
75 to 80 1, 2	P10 to P17	В	General-purpose I/O ports These ports are available in the single-chip mode and in an external-bus mode with the 8-bit data bus specified.
	D08 to D15		I/O pins for the upper eight bits of external data bus These pins are available in an external-bus mode with the 16-bit data bus specified.
3 to 6	P20 to P23	E	General-purpose I/O ports These ports are available only in the single-chip mode.
	A00 to A03		Output pins for external address buses A00 to A03 These pins are available in an external-bus mode.
	TIN0 to TIN3		16-bit reload timer 1 (ch.0 to ch.3) input pins These pins are available when the 16-bit reload timer 1 (ch.0 to ch.3) input specification is "enabled". The data on the pin is read as the 16-bit reload timer 1 (ch.0 to ch.3) input (TIN0 to TIN3).
7 to 10	P24 to P27	E	General-purpose I/O ports These ports are available only in the single-chip mode.
	A04 to A07		Output pins for external address buses A04 to A07 These pins are available in an external-bus mode.
	TIN4 to TIN7		16-bit reload timer 2 (ch.4 to ch.7) input pins These pins are available when the 16-bit reload timer 2 (ch.4 to ch.7) input specification is "enabled". The data on the pin is read as the 16-bit reload timer 2 (ch.4 to ch.7) input (TIN4 to TIN7).
12	P30	E	General-purpose I/O port This port is available in the single-chip mode or when the middle address control register setting is "port."
	A08		Output pin for external address bus A08 This pin is available in an external-bus mode and when the middle address control register set to "address."
13	P31	E	General-purpose I/O port This port is available in the single-chip mode or when the middle address control register setting is "port", with the PPG output is disabled.
	A09		Output pin for external address bus A09 This pin is available in an external-bus mode and when the middle address control register setting is "address."
	PPG		PPG timer output pin This pin is available when the PPG operation mode control register specification is the PPG output pin.

Pin no.	Pin name	Circuit	Function
QFP*	T in name	type	
14 to 17	P32 to P35	E	General-purpose I/O ports These ports are available in the single-chip mode or when the middle address control register setting is "port", with the 16-bit reload timer 1 (ch.0 to ch.3) output is disabled.
	A10 to A13		Output pins for external address buses A10 to A13 These pins are available in an external-bus mode and when the middle address control register setting is "address."
	TOUT0 to TOUT3		16-bit reload timer 1 (ch.0 to ch.3) output pin These pins are available when the 16-bit reload timer 1 (ch.0 to ch.3) is output operation.
18	P36	E	General-purpose I/O port This port is available when the UART (ch.2) clock output is disabled either in the single-chip mode or when the middle address control register setting is "port."
	A14		Output pin for external address bus A14 This pin is available when the UART (ch.2) clock output is disabled in an external-bus mode and when the middle address control register setting is "address."
	SCK3		UART (ch.2) clock output pin (SCK3) This pin is available when the UART (ch.2) clock output is enabled. UART (ch.2) external clock input pin (SCK3) This pin is available when the port is in input mode and the UART (ch.2) specification is external clock mode.
19	P37	E	General-purpose I/O port This port is available in the single-chip mode or when the middle address control register setting is "port."
	A15		Output pin for external address bus A15 This pin is available in an external-bus mode and when middle address control register setting is "address."
	SID3		UART (ch.2) serial data input pin (SID3) Since this input is used whenever the SID3 is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
20	P40	E	General-purpose I/O port This port is available when the UART (ch.2) serial data output from SOD3 is disabled either in the single-chip mode or when the upper address control register setting is "port."
	A16		Output pin for external address bus A16 This pin is available when the UART (ch.2) serial data output from SOD3 is disabled in an external-bus mode and when the upper address control register setting is "address."
	SOD3		UART (ch.2) serial data output pin (SOD3) This pin is available when the UART (ch.2) serial data output is enabled.

\* : FPT-80P-M06, FPT-80C-C02

Pin no.	Pin name	Circuit type	Function	
QFP*		type		
21	P41	E	General-purpose I/O port This port is available when the UART (ch.2) clock output is disabled either in the single-chip mode or when the upper address control register setting is "port."	
	A17		Output pin for external address bus A17 This pin is available when the UART (ch.2) clock output is disabled in an external-bus mode and when the upper address control register setting is "address."	
	SCK2		UART (ch.2) clock output pin (SCK2) This pin is available when the UART (ch.2) clock output is enabled. UART (ch.2) external clock input pin (SCK2) This pin is available when the port is in input mode and the UART (ch.2) specification is external clock mode.	
22	P42	E	General-purpose I/O port This port is available in the single-chip mode or when the upper address control register setting is "port."	
	A18		Output pin for external address bus A18 This pin is available in an external-bus mode and when the upper address control register setting is "address."	
	SID2		UART (ch.2) serial data input pin (SID2) Since this input is used whenever the SID2 is in input operation, the output by any other function must be suspended unless the output is intentionally performed.	
23	P43	E	General-purpose I/O port This port is available when the UART (ch.2) serial data output from SOD2 is disabled either in the single-chip mode or when the upper address control register setting is "port."	
	A19		Output pin for external address bus A19 This pin is available when the UART (ch.2) serial data output from SOD2 is disabled in an external-bus mode and when the upper address control register setting is "address."	
	SOD2		UART (ch.2) serial data output pin (SOD2) This pin is available when the UART (ch.2) serial data output from SOD2 is enabled.	

\* : FPT-80P-M06, FPT-80C-C02

Pin no.	Dia	Circuit	Example 1 and
QFP*	Pin name	type	Function
24	PWC0	E	PWC timer input pin Since this input is used whenever the PWC0 timer is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
	POUT0	_	PWC timer output pin This pin is available when the PWC0 is output operation.
25	P45	E	General-purpose I/O port This port is available in the single-chip mode or when the upper address control register setting is "port."
	A21		Output pin for external address bus A21 This pin is available in an external-bus mode and when the upper address control register setting is "address."
	PWC1	_	PWC timer data sample input pin Since this input is used whenever the PWC1 timer is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
	POUT1	_	PWC timer output pin This pin is available when the PWC1 is output operation.
26	P46	E	General-purpose I/O port This port is available in the single-chip mode or when the upper address control register setting is "port."
	A22		Output pin for external address bus A22 This pin is available in an external-bus mode and when the upper address control register setting is "address."
	PWC2		PWC timer input pin Since this input is used whenever the PWC2 timer is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
	POUT2		PWC timer output pin This pin is available when the PWC2 is output operation.
27	P47	E	General-purpose I/O port This port is available in the single-chip mode or when the upper address control register setting is "port."
	A23		Output pin for external address bus A23 This pin is available in an external-bus mode and when the upper address control register setting is "address."
	PWC3		PWC timer input pin Since this input is used whenever the PWC3 timer is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
	POUT3		PWC timer output pin This pin is available when the PWC3 is output operation.

\* : FPT-80P-M06, FPT-80C-C02

Pin no.	Din manua	Circuit	Francisco e		
QFP*	Pin name	type	Function		
28	AVcc	Power supply	Analog circuit power supply pin This power supply must be turned on or off with a potential equal to or higher than AVcc applied to Vcc. Be sure that AVcc= Vcc before use and during operation.		
29	AVRH	Power supply	Analog circuit reference voltage input pin This pins must be turned on or off with a potential equal to or higher than AVRH applied to AVcc.		
30	AVRL	Power supply	Analog circuit reference voltage input pin		
31	AVss	Power supply	Analog circuit grounding level		
32, 33, 35 to 40	P60 to P67	С	Open-drain I/O ports These ports are available when the analog input enable register setting is "port."		
	AN0 to AN7		A/D converter analog input pins These pins are available when the analog input enable register setting is "analog input."		
41 to 43	MD0 to MD2	F	Operation mode select signal input pins Connect these pins directly to Vcc or Vss.		
44	HST	G	Hardware standby input pin		
45	P70	E	General-purpose I/O port This port is available when the UART (ch.1) clock output is disabled.		
	SCK1		UART (ch.1) clock output pin This pin is available when the UART (ch.1) clock output is enabled. UART (ch.1) external clock input pin This pin is available when the port is in input mode and the UART (ch.1) specification is external clock mode.		
46	P71	E	General-purpose I/O port This port is always available.		
	SID1		UART (ch.1) serial data input pin Since this input is used whenever the UART (ch.1) is in input operation, the output by any other function must be suspended unless the output is intentionally performed.		
47	P72	E	General-purpose I/O port This port is available when the UART (ch.1) serial data output is disabled.		
	SOD1		UART (ch.1) serial data output pin This pin is available when the UART (ch.1) serial data output is enabled.		

\* : FPT-80P-M06, FPT-80C-C02

Pin no.	D'	Circuit	E un affirm
QFP*	Pin name	type	Function
48	P73	E	General-purpose I/O port This port is available when the UART (ch.0) clock output is disabled.
	SCK0	_	UART (ch.0) clock output pin This pin is available when the UART (ch.0) clock output is enabled. UART (ch.0) external clock input pin This pin is available when the port is in input mode and the UART (ch.0) specification is external clock mode.
49	P74	E	General-purpose I/O port This port is always available.
	SIDO		UART (ch.0) serial data input pin Since this input is used whenever the UART (ch.0) is in input operation, the output by any other function must be suspended unless the output is intentionally performed.
50	P75	E	General-purpose I/O port This port is available when the UART (ch.0) serial data output is disabled.
	SOD0		UART (ch.0) serial data output pin This pin is available when the UART (ch.0) serial data output is enabled.
51, 52	P80, 81	D	General-purpose I/O port This port is always available. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
	INTO, INT1	_	External interrupt request input pin Since this input is used whenever external interrupts are enabled, the output by any other function must be suspended unless the output is intentionally performed. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
53	P82	D	General-purpose I/O port This port is always available. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
	INT2		External interrupt request input pin Since this input is used whenever external interrupts are enabled, the output by any other function must be suspended unless the output is intentionally performed. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.

\* : FPT-80P-M06, FPT-80C-C02


Pin no.	Pin name	Circuit	Function
QFP*	Finname	type	T unction
53	ATG	D	A/D converter trigger input pin When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
54	P50	E	General-purpose I/O port This port is available in the single-chip mode and when the CLK output is disabled.
	CLK		CLK output pin This pin is available in an external-bus mode with the CLK output enabled.
55	P51	E	General-purpose I/O port This port is available in the single-chip mode or when the ready function is disable.
	RDY		Ready signal input pin This pin is available in an external-bus mode and when the ready function is enabled.
56	P52	E	General-purpose I/O port This port is available in the single-chip mode or when the hold function is disabled.
	HAK		Hold acknowledge output pin This pin is available in an external-bus mode and when the hold function is enabled.
57	P53	E	General-purpose I/O port This port is available in the single-chip mode or when the hold function is disabled in an external-bus mode.
	HRQ		Hold request input pin This pin is available in an external-bus mode and when the hold function is enabled. Since this input is used during this operation at any time, the output by any other function must be suspended unless the output is intentionally performed.
58	P54	D	General-purpose I/O port This port is available in the single-chip mode, in the external bus 8-bit mode, or when the WR pin output is disabled. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
	CTS0		UART (ch.0) clear-to-send input pin Since this input is used whenever the UART (ch.0) CTS function is enabled, the output by any other function must be suspended unless the output is intentionally performed. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.

\* : FPT-80P-M06, FPT-80C-C02


Pin no. QFP*	Pin name	Circuit type	Function
58	WRH	D	Write strobe output pin for the upper eight bits of data bus This pin is available in the external bus 16-bit mode with the WR pin output enabled in an external-bus mode.
	INT3		External interrupt request input pin Since this input is used whenever external interrupts are enabled, the output by any other function must be suspended unless the output is intentionally performed. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
59	P55	E	General-purpose I/O port This port is available in the single-chip mode or when the WR pin output is disabled.
	WRL		Write strobe output pin for the lower eight bits of data bus This pin is available in an external-bus mode and when the WR pin output is enabled.
60	P56	E	General-purpose I/O port This port is available in the single-chip mode.
	RD		Data bus read strobe output pin This pin is available in an external-bus mode.
61	P57	D	General-purpose I/O port This port is always available. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
	WI		RAM write disable request input Since this input is used during this operation at any time, the output by any other function must be suspended unless the output is intentionally performed. When these pins are open in input mode, through current may leak in stop mode/reset mode, be sure to fix these pins to Vcc/Vss level to use these pins in input mode.
62	RST	Н	External reset request input pin
66	Vcc	Power supply	Digital circuit power supply pin
11, 34, 63	Vss	Power supply	Digital circuit grounding level

\* : FPT-80P-M06, FPT-80C-C02


#### ■ I/O CIRCUIT TYPE











#### HANDLING DEVICES

#### 1. Preventing Latchup

CMOS ICs may cause latchup when a voltage higher than Vcc or lower than Vss is applied to input or output pins, or when a voltage exceeding the rating is applied between Vcc and Vss.

If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.

Also, take care to prevent the analog power supply (AVcc and AVRH) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Pins when A/D is not Used

Connect to be AVcc = AVRH = Vcc and AVss = AVRL = Vss even if the A/D converter is not in use.

#### 4. Precautions when Using an External Clock


To reset the internal circuit properly by the Low-level input to the  $\overline{RST}$  pin, the "L" level input to the  $\overline{RST}$  pin must be maintained for at least five machine cycles. Pay attention to it if the chip uses external clock input.

#### 5. Vcc and Vss Pins

Apply equal potential to the Vcc and Vss pins.

#### 6. Notes on Using an External Clock

When using an external clock, drive the X0 pin as illustrated below. When an external clock is used, oscillation stabilization time is required even for power-on reset and wake-up from stop mode.



#### 7. Power-on Sequence for A/D Converter Power Supplies and Analog Inputs

Be sure to turn on the digital power supply (Vcc) before applying voltage to the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN0 to AN7).

When turning power supplies off, turn off the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN0 to AN7) first, then the digital power supply (Vcc).

When turning AVRH on or off, be careful not to let it exceed AVcc.

#### ■ PROGRAMMING FOR MB90P214A/P214B/W214A/W214B

In EPROM mode, the MB90P214A/P214B/W214A/W214B functions equivalent to the MBM27C1000. This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter (do not use the electronic signature mode).


#### 1. Program Mode

When shipped from Fujitsu, and after each erasure, all bits ( $64 \text{ K} \times 8 \text{ bits}$ ) in the MB90P214A/P214B/W214A/W214B are in the "1" state. Data is written to the ROM by selectively programming "0's" into the desired bit locations. Bits cannot be set to "1" electrically.

#### 2. Programming Procedure

- (1) Set the EPROM programmer to MBM27C1000.
- (2) Load program data into the EPROM programmer at 10000H to 1FFFFH.

Note that ROM addresses FF0000<sub>H</sub> to FFFFF<sub>H</sub> in the operation mode in the MB90P214A/P214B/W214A/ W214B series assign to 10000<sub>H</sub> to 1FFFF<sub>H</sub> in the EPROM mode (on the EPROM programmer).



- (3) Mount the MB90P214A/P214B/W214A/W214B on the adapter socket, then fit the adapter socket onto the EPROM programmer. When mounting the device and the adapter socket, pay attention to their mounting orientations.
- (4) Start programming the program data to the device.
- (5) If programming has not successfully resulted, connect a capacitor of approx. 0.1  $\mu$ F between V<sub>CC</sub> and GND, between V<sub>PP</sub> and GND.
- (6) Since the MB90P214A and MB90W214A have CMOS-level input, programming to them may be impossible depending on the output level of the general-purpose programmer. In that case, connect a pull-up resistor to the adapter socket side.
- Note: The mask ROM products (MB90214) does not support EPROM mode. Data cannot, therefore, be read by the EPROM programmer.

#### 3. EPROM Programmer Socket Adapter

Part number	Package	Compatible socket adapter Sun Hayato Co., Ltd.
MB90P214A MB90P214B MB90W214A MB90W214B	QFP-80	ROM-80QF-32DP-16F

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

#### 4. Erase Procedure

Data written in the MB90W214A/W214B are erased (from "0" to "1") by exposing the chip to ultraviolet rays with a wavelength of 2,537 Å through the translucent cover.

Recommended irradiation dosage for exposure is 10 Wsec/cm<sup>2</sup>. This amount is reached in 15 to 20 minutes with a commercial ultraviolet lamp positioned 2 to 3 cm above the package (when the package surface illuminance is 1200  $\mu$ W/cm<sup>2</sup>).

If the ultraviolet lamp has a filter, remove the filter before exposure. Attaching a mirrored plate to the lamp increases the illuminance by a factor of 1.4 to 1.8, thus shortening the required erasure time. If the translucent part of the package is stained with oil or adhesive, transmission of ultraviolet rays is degraded, resulting in a longer erasure time. In that case, clean the translucent part using alcohol (or other solvent not affecting the package).

The above recommended dosage is a value which takes the guard band into consideration and is a multiple of the time in which all bits can be evaluated to have been erased. Observe the recommended dosage for erasure; the purpose of the guard band is to ensure erasure in all temperature and supply voltage ranges. In addition, check the life span of the lamp and control the illuminance appropriately.


Data in the MB90W214A/W214B are erased by exposure to light with a wavelength of 4000 Å or less.

Data in the device is also erased even by exposure to fluorescent lamp light or sunlight although the exposure results in a much lower erasure rate than exposure to 2537 Å ultraviolet rays. Note that exposure to such lights for an extended period will therefore affect system reliability. If the chip is used where it is exposed to any light with a wavelength of 4000 Å or less, cover the translucent part, for example, with a protective seal to prevent the chip from being exposed to the light.

Exposure to light with a wavelength of 4,000 to 5,000 Å or more will not erase data in the device. If the light applied to the chip has a very high illuminance, however, the device may cause malfunction in the circuit for reasons of general semiconductor characteristics. Although the circuit will recover normal operation when exposure is stopped, the device requires proper countermeasures for use in a place exposed continuously to such light even though the wavelength is 4,000 Å or more.

#### 5. Recommended Screening Conditions

High temperature aging is recommended as the pre-assembly screening procedure.



#### 6. Programming Yeild

MB90P214A/P214B cannot be write-tested for all bits due to their nature. Therefore the write yield cannot always be guaranteed to be 100%.

#### 7. Pin Assignment in EPROM Mode

#### (1) Pins compatible with MBM27C1000

MBM2	MBM27C1000		MB90P214A, MB90P214B, MB90W214A, MB90W214B		MBM27C1000		MB90P214A, MB90P214B, MB90W214A, MB90W214B	
Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	
1	Vpp	43	MD2 (VPP)	32	Vcc			
2	OE	59	P55	31	PGM	60	P56	
3	A15	19	P37	30	N.C.			
4	A12	16	P34	29	A14	18	P36	
5	A07	10	P27	28	A13	17	P35	
6	A06	9	P26	27	A08	12	P30	
7	A05	8	P25	26	A09	13	P31	
8	A04	7	P24	25	A11	15	P33	
9	A03	6	P23	24	A16	20	P40	
10	A02	5	P22	23	A10	14	P32	
11	A01	4	P21	22	CE	58	P54	
12	A00	3	P20	21	D07	74	P07	
13	D00	67	P00	20	D06	73	P06	
14	D01	68	P01	19	D05	72	P05	
15	D02	69	P02	18	D04	71	P04	
16	GND			17	D03	70	P03	


Туре	Pin no.	Pin name
Power supply	41	MD0
	42	MD1
	44	HST
	66	Vcc
GND	11	Vss
	30	AVRL
	31	AVss
	34	Vss
	56	P52
	57	P53
	62	RST
	63	Vss

#### (2) Power supply and ground connection pins


#### (3) Pins other than MBM27C1000-compatible pins

Pin no.	Pin name	Treatment
64	X0	Pull up to 4.7 kΩ.
65	X1	Open
$ \begin{array}{c} 1\\ 2\\ 21\\ to\\ 27\\ 28\\ 29\\ 32\\ 33\\ 35\\ to\\ 40\\ 45\\ to\\ 50\\ 51\\ to\\ 50\\ 51\\ to\\ 53\\ 54\\ 55\\ 61\\ 75\\ to\\ 80\\ \end{array} $	P16 P17 P41 to P47 AVcc AVRH P60 P61 P62 to P67 P70 to P75 P80 to P75 P80 to P82 P50 P51 P57 P10 to P15	Connect a pull-up resistor of approximately 1 M $\Omega$ to each pin.


#### ■ BLOCK DIAGRAM



#### PROGRAMMING MODEL



#### MEMORY MAP



#### ■ I/O MAP

Address	Register	Register name	Access	Resource name	Initial value
000000н *3	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
000001н * <sup>3</sup>	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
000002н *з	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX
000003н * <sup>3</sup>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX
000004н * <sup>3</sup>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX
000005н * <sup>3</sup>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX
00006н	Port 6 data register	PDR6	R/W	Port 6	11111111
000007н	Port 7 data register	PDR7	R/W	Port 7	XXXXXX
000008н	Port 8 data register	PDR8	R/W	Port 8	XXX
000009н to 0Fн	Reserved area *1				
000010н * <sup>3</sup>	Port 0 data direction register	DDR0	R/W	Port 0	0000000
000011н * <sup>3</sup>	Port1 data direction register	DDR1	R/W	Port 1	0000000
000012н * <sup>3</sup>	Port 2 data direction register	DDR2	R/W	Port 2	0000000
000013н * <sup>3</sup>	Port 3 data direction register	DDR3	R/W	Port 3	0000000
000014н * <sup>3</sup>	Port 4 data direction register	DDR4	R/W	Port 4	0000000
000015н * <sup>3</sup>	Port 5 data direction register	DDR5	R/W	Port 5	0000000
000016н	Analog input enable register	ADER	R/W	Port 6	11111111
<b>000017</b> н	Port 7 data direction register	DDR7	R/W	Port 7	000000
000018н	Port 8 data direction register	DDR8	R/W	Port 8	000
000019н to 1Fн	Reserved area *1				
000020н	Mode control register 0	UMC0	R/W	UART (ch.0)	00000100
000021н	Status register 0	USR0	R/W		00010000
000022н	Input data register 0/output data register 0	UIDR0/ UODR0	R/W	-	xxxxxxxx
000023н	Rate and data register 0	URD0	R/W		0000000
000024н	Mode control register 1	UMC1	R/W	UART (ch.1)	00000100
000025н	Status register 1	USR1	R/W		00010000
000026н	Input data register 1/output data register 1	UIDR1/ UODR1	R/W		xxxxxxxx
000027н	Rate and data register 1	URD1	R/W		00000000

Address	Register	Register name	Access	Resource name	Initial value	
000028н	Mode control register 2	UMC2	R/W	UART (ch.2)	00000100	
000029н	Status register 2	USR2	R/W		00010000	
00002Ан	Input data register 2/output data register 2	UIDR2/ UODR2	R/W		XXXXXXXX	
00002Вн	Rate and data register 2	URD2	R/W		00000000	
00002Сн	UART redirect control register	00000				
00002Dн to 2Fн	Reserved area *1		1			
000030н	Interrupt/DTP enable register	DTP/external	0000			
000031н	Interrupt/DTP factor register	pt/DTP factor register EIRR R/W		0000		
000032н	Request level setting register	ELVR	R/W		00000000	
000033н	Reserved area *1					
000034н	AD control status register	ADCS	R/W	A/D converter	0000000	
000035н	_				00000000	
000036н to 37н	AD data register	ADCD	R/W *4		XXXXXXXXX 0XX	
000038н to 39н	Timer control status register 0	TMCSR0	R/W	16-bit reload timer 1 (ch.0)	00000000	
00003Ан to 3Вн	Timer control status register 1	TMCSR1	R/W	16-bit reload timer 1 (ch.1)	00000000	
00003Cн to 3Dн	Timer control status register 2	TMCSR2	R/W	16-bit reload timer 1 (ch.2)	00000000	
00003Eн to 3Fн	Timer control status register 3	TMCSR3	R/W	16-bit reload timer 1 (ch.3)	00000000	
000040н	Timer 0 timer register	TMR0	R	16-bit reload	XXXXXXXX	
000041н	_			timer 1 (ch.0)	XXXXXXXX	
000042н	Timer 0 reload register	TMRLR0	W	4	XXXXXXXX	
000043н					XXXXXXXX	
000044н	Timer 1 timer register	TMR1	R	16-bit reload	XXXXXXXX	
000045н				timer 1 (ch.1)	XXXXXXXX	
000046н	Timer 1 reload register	TMRLR1	W		XXXXXXXX	
000047н	_				XXXXXXXX	

Address	Register	Register name	Access	Resource name	Initial value
000048н	Timer 2 timer register	TMR2	R	16-bit reload	XXXXXXXX
000049н	_			timer 1 (ch.2)	XXXXXXXX
00004Ан	Timer 2 reload register	TMRLR2	W	-	XXXXXXXX
00004Вн	_				XXXXXXXX
00004Сн	Timer 3 timer register	TMR3	R	16-bit reload	XXXXXXXX
00004Dн	_			timer 1 (ch.3)	XXXXXXXX
00004Eн	Timer 3 reload register	TMRLR3	W	-	XXXXXXXX
00004Fн	_				XXXXXXXX
000050н	Timer 4 timer register	TMR4	R	16-bit reload	XXXXXXXX
000051н	_		timer 2 (ch.4)	XXXXXXXX	
000052н	Timer 4 reload register	TMRLR4	W	-	XXXXXXXX
000053н	_				XXXXXXXX
000054н	Timer 5 timer register	TMR5	R	16-bit reload	XXXXXXXX
000055н	_			timer 2 (ch.5)	XXXXXXXX
000056н	Timer 5 reload register	eload register TMRLR5		-	XXXXXXXX
000057н	_				XXXXXXXX
000058н	Timer 6 timer register	TMR6	R	16-bit reload	XXXXXXXX
000059н	_			timer 2 (ch.6)	XXXXXXXX
00005Ан	Timer 6 reload register	TMRLR6	W	-	XXXXXXXX
00005Вн	_				XXXXXXXX
00005Сн	Timer 7 timer register	TMR7	R	16-bit reload	XXXXXXXX
00005Dн	_			timer 2 (ch.7)	XXXXXXXX
00005Ен	Timer 7 reload register	TMRLR7	W	-	XXXXXXXX
00005Fн	_				XXXXXXXX
000060н	Timer control status register 4	TMCSR4	R/W	16-bit reload timer 2 (ch.4)	00000000
000061н	Reserved area *1			1	
000062н	Timer control status register 5	TMCSR5	R/W	16-bit reload timer 2 (ch.5)	00000000
000063н	Reserved area *1	I	1		I
000064н	Timer control status register 6	TMCSR6	R/W	16-bit reload timer 2 (ch.6)	00000000
000065н	Reserved area *1		- 1		

Address	Register	Register name	Access	Resource name	Initial value	
000066н	Timer control status register 7	TMCSR7	R/W	16-bit reload timer 2 (ch.7)	00000000	
000067н	Reserved area *1	·	·	•		
000068н	PWC0 divide ratio register	R/W	PWC timer (ch.0)	00		
000069н	Reserved area *1		·			
00006Ан	PWC1 divide ratio register	00				
00006Вн	Reserved area *1					
00006Сн	PWC2 divide ratio register	00				
00006Dн	Reserved area *1			1	l	
00006Eн	PWC3 divide ratio register	DIVR3	R/W	PWC timer (ch.3)	00	
00006Fн	Reserved area *1					
000070н	PWC0 control status register	PWCSR0	R/W	PWC timer	0000000	
000071н	_			(ch.0)	00000000	
000072н	PWC0 data buffer register	PWCR0	R/W		0000000	
000073н	_				0000000	
000074н	PWC1 control status register	PWCSR1	R/W	PWC timer	0000000	
000075н	_			(ch.1)	0000000	
000076н	PWC1 data buffer register	PWCR1	R/W		0000000	
000077н					0000000	
000078н	PWC2 control status register	PWCSR2	R/W	PWC timer	0000000	
000079н				(ch.2)	0000000	
00007Ан	PWC2 data buffer register	PWCR2	R/W		0000000	
00007Вн					0000000	
00007Сн	PWC3 control status register	PWCSR3	R/W	PWC timer	0000000	
00007Dн				(ch.3)	0000000	
00007Eн	PWC3 data buffer register	PWCR3	R/W		0000000	
00007Fн					00000000	
000080н to 87н	Reserved area *1					
000088н	PPG operation mode control register	PPGC	R/W	PPG timer	000001	
000089н	Reserved area *1					

Address	Register	Register name	Access	Resource name	Initial value
00008Ан	PPG reload register	PRL	R/W	PPG timer	XXXXXXXX
00008Вн			XXXXXXXX		
00008Cн to 8Dн	Reserved area *1				
00008Eн	WI control register	WICR	R/W	Write-inhibit RAM	X
00008Fн to 9Eн	Reserved area *1				1
00009Fн	Delayed interrupt source generate/ release register	DIRR	R/W	Delayed interrupt generation module	0
0000A0н	Standby control register	STBYC	R/W	Low-power consumption mode	0001***
0000A1н to A2н	Reserved area *1				
0000АЗн	Middle address control register	MACR	W	External pin	########
0000А4н	Upper address control register	HACR	W		########
0000А5н	External pin control register	EPCR	W	-	##0-0#00
0000А6н to А7н	Reserved area *1				1
0000A8н	Watchdog timer control register	WTC	R/W	Watchdog timer	XXXXXXXX
0000А9н	Timebase timer control register	ТВТС	R/W	Timebase timer	100000
0000AAн to AFн	Reserved area *1	1			1
0000В0н	Interrupt control register 00	ICR00	R/W	Interrupt	00000111
<b>0000B1</b> н	Interrupt control register 01	ICR01	R/W	controller	00000111
0000В2н	Interrupt control register 02	ICR02	R/W		00000111
0000ВЗн	Interrupt control register 03	ICR03	R/W		00000111
0000B4н	Interrupt control register 04	ICR04	R/W		00000111
0000B5н	Interrupt control register 05	ICR05	R/W		00000111
0000В6н	Interrupt control register 06	ICR06	R/W		00000111
0000 <b>B7</b> н	Interrupt control register 07	ICR07	R/W		00000111
0000B8н	Interrupt control register 08	ICR08	R/W		00000111
0000 <b>B</b> 9н	Interrupt control register 09	ICR09	R/W		00000111

#### (Continued)

Address	Register	Register name	Access	Resource name	Initial value
0000ВАн	Interrupt control register 10	ICR10	R/W	Interrupt	00000111
0000BBH	Interrupt control register 11	ICR11	R/W	controller	00000111
0000ВСн	Interrupt control register 12	ICR12	R/W		00000111
0000BDH	Interrupt control register 13	ICR13	R/W		00000111
0000ВЕн	Interrupt control register 14	ICR14	R/W		00000111
0000BFн	Interrupt control register 15	ICR15	R/W		00000111
0000C0н to FFн	External area *2	1	1		1

Initial value

- 0: The initial value of this bit is 0.
- 1: The initial value of this bit is 1.
- X: The initial value of this bit is undefined.
- -: This bit is not used. The initial value is undefined.
- \*: The initial value of this bit varies with the reset source.
- #: The initial value of this bit varies with the operation mode.
- \*1: Access inhibited
- \*2: The only area available for the external access below address 0000FF<sub>H</sub> is this area. Accesses to these addresses are handled as accesses to an external I/O area.
- \*3: When the external bus is enabled, do not access any register not serving as a general-purpose port in the areas from address 000000H to 000005H and from 000010H to 000015H.
- \*4: Writing to bit 15 is possible. Writing to other bits is used as a test function.

#### ■ INTERRUPT SOURCES AND INTERRUPT VECTORS/INTERRUPT CONTROL

	El <sup>2</sup> OS	l	nterrup	t vector	Interrupt control register		
Interrupt source	support	Ν	0.	Address	ICR	Address	
Reset	×	# 08	08н	FFFFDCH	_	_	
INT9 instruction	×	# 09	09н	FFFFD8H	_	_	
Exceptional	×	# 10	0Ан	FFFFD4H			
UART interrupt #0		# 11	0Вн	FFFFD0H	ICR00	000В0н	
UART interrupt #1	Δ	# 12	0Сн	FFFFCCH	101(00	UUUDUH	
UART interrupt #2	Δ	# 13	0Dн	FFFFC8H	ICR01	000B1н	
UART interrupt #3	Δ	# 14	0Ен	FFFFC4 <sub>H</sub>		UUUBTH	
PWC timer # 0 · count completed	Δ	# 15	0Fн	FFFFC0H	ICR02	000B2н	
PWC timer # 0 · overflow	Δ	# 16	10н	<b>FFFFBC</b> H		UUUBZH	
PWC timer # 1 · count completed	Δ	# 17	11н	FFFFB8H	ICR03	000ВЗн	
PWC timer # 1 · overflow	Δ	# 18	12н	FFFFB4 <sub>H</sub>		UUUBSH	
PWC timer # 2 · count completed	Δ	# 19	13н	FFFFB0H	ICR04	000 <b>В</b> 4н	
PWC timer # 2 · overflow	Δ	# 20	14н	FFFFACH		000041	
PWC timer # 3 · count completed	Δ	# 21	15н	FFFFA8H	ICR05	000B5н	
PWC timer # 3 · overflow	Δ	# 22	<b>16</b> н	FFFFA4 <sub>H</sub>			
16-bit reload timer 1 # 0 overflow	Δ	# 23	17н	FFFFA0H	ICR06	000В6н	
16-bit reload timer 1 # 1 overflow	Δ	# 24	<b>1</b> 8н	FFFF9CH		UUUDOH	
16-bit reload timer 1 # 2 overflow	Δ	# 25	<b>19</b> н	FFFF98⊦	10007	000 <b>B7</b> н	
16-bit reload timer 1 # 3 overflow	Δ	# 26	1Ан	FFFF94H	ICR07	000078	
16-bit reload timer 2 # 4 overflow	Δ	# 27	1Вн	FFFF90H	10000	00000	
16-bit reload timer 2 # 5 overflow	Δ	# 28	1Сн	FFFF8CH	ICR08	000В8н	
16-bit reload timer 2 # 6 overflow	Δ	# 29	1Dн	FFFF88⊦	ICR09	000В9н	
16-bit reload timer 2 # 7 overflow	Δ	# 30	1Ен	FFFF84H		ОООДЭН	
A/D converter count completed	Δ	# 31	1Fн	FFFF80H	10040		
Time-base timer interval interrupt	Δ	# 32	20н	FFFF7CH	ICR10	000ВАн	
UART2 · transmission completed	Δ	# 33	21н	FFFF78⊦	ICR11	000BBн	
UART2 · reception completed	Δ	# 34	22н	FFFF74⊦		UUUDDH	

(Continued)

Interrupt source	EI <sup>2</sup> OS	Ir	nterrup	t vector	Interrupt control register		
	support	No.		Address	ICR	Address	
UART1 · transmission completed	0	# 35	23н	FFFF70⊦	ICR12	0000BCH	
UART1 · reception completed	0	# 36	<b>24</b> н	FFFF6CH		UUUUDCH	
UART0 · transmission completed	0	# 37	25н	FFFF68⊦	ICR13	0000BDн	
UART0 · reception completed	0	# 39	<b>27</b> н	FFFF60⊦	ICR14	0000ВЕн	
Delayed interrupt generation module	×	# 42	2Ан	FFFF54н	ICR15	0000BFн	
Stack fault	×	# 255	FFн	FFFC00H			

©: EI<sup>2</sup>OS is supported (with stop request).

○: El<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case El<sup>2</sup>OS is used for one of the two, El<sup>2</sup>OS and ordinary interrupt are not both available for the other (with stop request).

 $\triangle$ : El<sup>2</sup>OS is supported; however, since two interrupt sources are allocated to a single ICR, in case El<sup>2</sup>OS is used for one of the two, El<sup>2</sup>OS and ordinary interrupt are not both available for the other (with no stop request).

 $\times$ : El<sup>2</sup>OS is not supported.

#### PERIPHERAL RESOURCES

#### 1. Parallel Ports

The MB90210 series has 57 I/O pins and 8 open-drain I/O pins.

Ports 0 to 5, 7, and 8 are I/O ports. Each of these ports serves as an input port when the data direction register value is 0 and as an output port when the value is 1.

Port 6 is an open-drain port, which may be used as a port when the analog input enable register value is 0.


#### (1) Register Configuration

#### • Port data registers 0 to 8 (PDR0 to PDR8)

Port data register		Bit	15	14 1	3 12	2 11	1 10	) 9	8	
Address: PDR1 PDR3		)						, <u> </u>		
PDR3 PDR5 PDR7	000005н	PDx7	PDx6	PDx5	PDx4	PDx3	PDx2	PDx1	PDx0	····
	Read/write Initial value	$\rightarrow$ (R/W) $\rightarrow$ (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	
Port data register	000000	Bit	7	6	5	4	3	2	1	0
Address: PDR0 PDR2		)								
PDR4	000004н	} PD	x7 PDx	6 PDx5	PDx4	PDx3	PDx2	PDx1	PDx0	PDRx
PDR6 PDR8		J								
	Read/write Initial value	$\rightarrow$ (4	/W) (R/V K) (X) 1) (1)	(X)	´ `(X) ´	(X)	(X)	(R/W) (X) (1)	(X)	- Only for the PDR6
		(	1) (1)	(1)	(1)	(1)	(1)	(1)	(1) ↔	<ul> <li>Only for the PDR6</li> </ul>


Note: No register bit is included in bits 7 and 6 of port 7 or bits 7 to 3 of port 8.

#### • Port direction registers 0 to 5, 7, and 8 (DDR0 to DDR5, DDR7, and DDR8)




Note: No register bit is included in bits 7 and 6 of port 7 or bits 7 to 3 of port 8. Port 6 has no DDR.

#### • Analog input enable register (ADER)



#### (2) Block Diagram




#### 2. 16-bit Reload Timer 1 (with Event Count Function)

The 16-bit reload timer 1 consists of a 16-bit down counter, a 16-bit reload register, an input pin (TIN), an output pin (TOUT), and a control register. The input clock can be selected from among three internal clocks and one external clock. At the output pin (TOUT), the pulses in the toggled output waveform are output in the reload mode; the rectangular pulses indicating that the timer is counting are in the single-shot mode. The input pin (TIN) can be used for event input in the event count mode, and for trigger input or gate input in the internal clock mode.


MB90210 series contains four channels for this timer.

#### (1) Register Configuration


#### • Timer control status register (TMCSR)




#### • Timer register (TMR)



#### • Reload register (TMRLR)



#### (2) Block Diagram




#### 3. 16-bit Reload Timer 2 (with Gate Mode)

The 16-bit reload timer 2 consists of a 16-bit down counter, a 16-bit reload register, an input pin (TIN), and an 8-bit control register. The input clock can be selected from among four internal clocks.


The MB90210 series contains four channels for this timer.

#### (1) Register Configuration


#### • Timer control status register (TMCSR)




#### • Timer register (TMR)



#### • Reload register (TMRLR)





#### 4. UART


The UART is a serial I/O port for synchronous or asynchronous communication with external resources. It has the following features:

- Full duplex double buffer
- · Data transfer synchronous or asynchronous with clock pulses
- Multiprocessor mode support (Mode 2)
- Built-in dedicated baud-rate generator (Nine types)
- Arbitrary baud-rate setting from external clock input or internal timer (Use the 16-bit reroad timer 1 channel 2 for internal timer.)
- Variable data length (7 to 9 bits (without parity bit); 6 to 8 bits (with parity bit))
- Variable data length (7 to 9 bit no parity, 6 to 8 bit with parity)
- Error detection function (Framing, overrun, parity)
- Interrupt function (Two sources for transmission and reception)
- Transfer in NRZ format


The MB90210 series contains three channels for the UART. UART channel 0 has the CTS function. UART channel 2 provides dual I/O pin switching.

#### (1) Register Configuration


#### • Serial mode control register (UMC)




#### • Status register (USR)



#### Input data register (UIDR)/output data register (UODR)




## • Rate and data register (URD)



# • UART redirect control register (URDR)

UART redirect cor	ntrol register										
		Bit	7	6	5	4	3	2	1	0	
Address:	00002Сн		-			CTE	CSP	CTSE	UDPE	SEL3	URDR
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(—) (—)	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	



### 5. A/D Converter

The A/D converter converts the analog input voltage to a digital value. It has the following features:

- Conversion time: min.6.125 μs per channel (at 16-MHz machine clock)
- · RC-type successive approximation with built-in sample-and-hold circuit
- 10-bit or 8-bit resolution
- Eight analog input channels programmable for selection Single conversion mode: Selects and converts one channel. Scan conversion mode: Converts multiple consecutive channels (up to eight channels programmable). Consecutive conversion mode: Converts a specified channel repeatedly. Stop conversion mode: Converts one channel and suspends its own operation until the next activation (allowing synchronized conversion start).
  On completion of A/D conversion, the converter can generate an interrupt request to the CPU. This interrupt
- On completion of A/D conversion, the converter can generate an interrupt request to the CPU. This interrupt
  generation can activate the El<sup>2</sup>OS to transfer the A/D conversion result to memory, making the converter
  suitable for continuous operation.
- Conversion can be activated by software, external trigger (falling edge), and/or timer (rising edge) as selected. Use the 16-bit reroad timer 1 channel 3 for the timer.


#### (1) Register Configuration

Control status register	(Upper byte)	Bit	15	14	13	12	11	10	9	8	
Address:	000035 н		BUSY	INT	INTE	PAUS	STS1	STS0	STRT	-	ADCS1
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(W) (0)	(—) (0)	
Control status register	(Lower byte)	Bit	7	6	5	4	3	2	1	0	
Address:	000034 н		MD1	MD0	ANS2	2 ANS1	ANS	D ANE2	2 ANE1	ANE0	ADCS0
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(R/W (0)	) (R/W (0)	/) (R/W (0)	/) (R/W (0)	/) (R/V (0)	, (	/) (R/W) (0)	) (R/W) (0)	

#### Control status register (ADCS1 and ADCS0)

#### • Data registers (ADCD1 and ADCD0)

Data register (Uppe	er byte)	Bit	15	14	13	12	11	10	9	8	
Address:	000037 н		S10	-	-	-	_	-	D9	D8	ADCD1
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(W) (0)	(—) (—)	(—) (—)	(—) (—)	(—) (—)	(—) (—)	(R) (X)	(R) (X)	
Data register (Lowe	er byte)	Bit	7	6	5	4	3	2	1	0	
Address:	000036 н		D7	D6	D5	D4	D3	D2	D1	D0	ADCD0



# 6. PWC Timer

The PWC (pulse width count) timer is a 16-bit multifunction up-count timer with an input-signal pulse-width count function and a reload timer function. The hardware configuration of this module is a 16-bit up-count timer, an input pulse divider with divide ratio control register, four count input pins, and a 16-bit control register. Using these components, the PWC timer provides the following features:

<ul> <li>Timer functions:</li> </ul>	An interrupt request can be generated at set time intervals.
	Pulse signals synchronized with the timer cycle can be output.
	The reference internal clock can be selected from among three internal clocks.
<ul> <li>Pulse-width count functions:</li> </ul>	The time between arbitrary pulse input events can be counted.
	The reference internal clock can be selected from among three internal clocks.
	Various count modes:
	"H" pulse width ( $\uparrow$ to $\downarrow$ /"L" pulse width ( $\uparrow$ to $\downarrow$ )
	Rising-edge cycle ( $\uparrow$ to $\uparrow$ /Falling-edge cycle ( $\downarrow$ to $\downarrow$ )
	Count between edges ( $\uparrow$ or $\downarrow$ to $\downarrow$ or $\uparrow$ )
	Cycle count can be performed by 22n division $(n = 1, 2, 3, 4)$ of the input
	pulse, with an 8 bit input divider.
	An interrupt request can be generated once counting has been performed.
	The number of times counting is to be performed (once or subsequently) can
	be selected.


The MB90210 series contains four channels for the PWC timer.

#### (1) Register Configuration


#### • PWC control status register (PWCSR)


PWC control status	register (Upper byte)	Bit		15 1	4 1	13	12 ·	11 1	10	9	8	
Address: ch.0 ch.1	000071 н 000075н	)								-	- 	
ch.2 ch.3	000079н 000079н 00007Dн	}[	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	POUT		
	Read/write Initial value	$\rightarrow$ ( $\rightarrow$	(R/W) (0)	(R/W) (0)	(R) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R) (0)	(R/W) (0)		
PWC control status	register (Lower byte)	Bit		7	6	5	4	3	2	1	0	
Address: ch.0	000070н	) <b>_</b>										
ch.1 ch.2	000074н 000078н	}	CKS1	CKS0	PIS1	PISC	) S/C	MOD	2 MOD	1 MOE	0	PWCSRx
ch.3	00007C⊦ Read/write Initial value	$\rightarrow$ $\rightarrow$	(R/W (0)	) (R/W (0)	) (R/W (0)	/) (R/V (0)	/ (	V) (R/W	V) (R/V (0)	/ (	,	

#### • PWC data buffer register (PWCR)



• PWC divide ratio control register (DIVR)





### 7. PPG Timer

This block is an 8-bit reload timer module for PPG output by controlling pulse output according to the timer operation.

The hardware configuration of this block is an 8-bit down counter, two 8-bit reload registers, an 8-bit control register, and an external pulse output pin. Using these components, the module provides the following features:


PPG output operation: The module outputs pulse waves of any period and duty factor. It can also be used as a D/A converter using an external circuit.


#### (1) Register Configuration

#### • PPG operation mode control register (PPGC)

PPG operation mo	de control register	Bit	7	6	5	4	3	2	1	0	
Address:	000088 н		PEN	PCKS	POE	Reserved	PUF	_	_	Reserved	PPGC
	Read/write – Initial value –		(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(—) (—)	(—) (—)	(R/W) (1)	

# • PPG reload registers (PRLL and RRLH)






#### 8. DTP/External Interrupt

The data transfer peripheral (DTP) is located between external peripherals and the F<sup>2</sup>MC-16F CPU. It receives a DMA request or an interrupt request generated by the external peripherals and reports it to the F<sup>2</sup>MC-16F CPU to activate the extended intelligent I/O service or interrupt handler. The user can select two request levels of "H" and "L" for extended intelligent I/O service or, and four request levels of "H," "L," rising edge and falling edge for external interrupt requests.

#### (1) Register Configuration

#### • Interrupt/DTP enable register (ENIR)




#### • Interrupt/DTP source register (EIRR)

Interrupt/DTP source	ce register E	Bit	15	14	13	12	11	10	9	8	
Address:	000031 н		Ι	_	_	_	ER3	ER2	ER1	ER0	 EIRR
	Read/write <i>→</i> Initial value →		(—) (—)	(—) (—)	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	

#### • Request level setting register (ELVR)

Request level setti	ng register Bit	7	6	5	4	3	2	1	0	
Address:	000032 н	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	ELVR
	Read/write $\rightarrow$ Initial value $\rightarrow$	(R/W) (0)								



# 9. Watchdog Timer and Timebase Timer

The watchdog timer consists of a 2-bit watchdog counter using carry signals from an 18-bit time-base timer as the clock source, a control register, and a watchdog reset control section. The timebase timer consists of an 18-bit timer and an interval interrupt control circuit.


#### (1) Register Configuration

#### • Watchdog timer control register (WTC)

Watchdog timer co	ntrol register	Bit	7	6	5	4	3	2	1	0	
Address:	0000A8H		PONR	STBR	WRST	ERST	SRST	WTE	WT1	WT0	WTC
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(R) (X)	(R) (X)	(R) (X)	(R) (X)	(R) (X)	(W) (X)	(W) (X)	(W) (X)	

### • Timebase timer control register (TBTC)


Timebase timer co	ntrol register	Bit	15	14	13	12	11	10	9	8		
Address:	0000А9н	F	Reserved	_	_	TBIE	TBOF	TBR	TBC1	TBC0	ТВТС	;
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(W) (1)	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R) (0)	(R/W) (0)	(R/W) (0)		




#### **10. Delayed Interrupt Generation Module**

The delayed interrupt generation module is used to generate an interrupt for task switching. Using this module allows an interrupt request to the F<sup>2</sup>MC-16F CPU to generate or cancel by software.

- (1) Register Configuration
  - Delayed interrupt source generate/release register (DIRR)






### 11. Write-inhibit RAM

The write-inhibit RAM is write-protectable with the  $\overline{WI}$  pin input. Maintaining the "L" level input to the  $\overline{WI}$  pin prevents a certain area of RAM from being written. The  $\overline{WI}$  pin has a 4-machine-cycle filter.

#### (1) Register Configuration


#### • WI control register (WICR)



#### (2) Write-inhibit RAM Area

Write-inhibit RAM area

001100н to 0011FFн (MB90214/P214A/P214B/W214A/W214B) 001100н to 0012FFн (MB90V210)



#### 12. Low-power Consumption Control Modes, Oscillation Stabilization Delay Time, and Gear Function

The MB90210 series has three low-power consumption modes: the sleep mode, the stop mode, the hardware standby mode, and gear function.

Sleep mode is used to suspend only the CPU operation clock; the other components remain in operation. Stop mode and hardware standby mode stop oscillation, minimizing the power consumption while holding data.

The clock gear function divides the external clock frequency, which is used usually as it is, to provide a lower machine clock frequency. This function can therefore lower the overall operation speed without changing the oscillation frequency. The function can select the machine clock as a division of the frequency of crystal oscillation or external clock input by 1, 2, 4, or 16.


The OSC1 and OSC0 bits can be used to set the oscillation stabilization delay time for wake-up from stop mode or hardware standby mode.

#### (1) Register Configuration

#### • Standby control register (STBYC)

Standby control reg	gister	Bit	7	6	5	4	3	2	1	0	
Address:	0000А0н		STP	SLP	SPL	RST	OSC1	OSC0	CLK1	CLK0	STBYC
	Deed/write		(14/)	(14/)							
	Read/write Initial value	$\rightarrow$ $\rightarrow$	(W) (0)	(W) (0)	(R/W) (0)	(R/W) (1)	(R/W) (*)	(R/W) (*)	(R/W) (*)	(R/W) (*)	

\*: The initial value of this bit is changed by reset source.



# ELECTRICAL CHARACTERISTICS\*

### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Pin	Va	lue	Unit	Remarks
Farameter	Symbol	name	Min.	Max.	Unit	Rellidiks
Power supply voltage	Vcc	Vcc	Vss-0.3	Vss + 7.0	V	
Program voltage	Vpp	Vpp	Vss-0.3	13.0	V	MB90P214A/W214A MB90P214B/W214B
	AVcc	AVcc	Vss-0.3	Vcc + 0.3	V	Power supply voltage for A/D converter
Analog power supply voltage	AVRH	AVRH	Vss-0.3	AVcc	V	Reference voltage for A/D
	AVRL	AVRL	Vss-0.3	AVcc	V	converter
Input voltage	VI *1		Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	*2	Vss-0.3	Vcc + 0.3	V	
"L" level output current	lol	*3	_	20	mA	Rush current
"L" level total output current	ΣΙοι	*3	_	50	mA	Total output current
"H" level output current	Іон	*2	_	-10	mA	Rush current
"H" level total output current	ΣІон	*2	_	-48	mA	Total output current
Power consumption	Pd	—	_	650	mW	
Operating temperature	TA		-40	+105	°C	MB90214/P214B/W214B
Operating temperature	IA		-40	+85	°C	MB90P214A/W214A
Storage temperature	Tstg		-55	+150	°C	

\*1: V<sub>I</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub> + 0.3 V.

\*2: Output pins

P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P75, P80 to P82 \*3: Output pins

P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P75, P80 to P82

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

\* : MB90V210, device used for evaluation, is not warranted for electrical specifications.

# 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Pin	Va	lue	Unit	Remarks
Falameter	Symbol	name	Min.	Max.	Unit	Rellidiks
			4.5	5.5	V	When operating
Power supply voltage	Vcc	Vcc	3.0	5.5	V	Retains the RAM state in stop mode
Analog power supply	AVcc	AVcc	4.5	Vcc + 0.3	V	Power supply voltage for A/D converter
voltage	AVRH	AVRH	AVRL	AVcc	V	Reference voltage for A/D
	AVRL	AVRL	AVss	AVRH	V	converter
Clock frequency	Fc		10	16	MHz	
			-40	+105	°C	Single-chip mode MB90214/P214B/W214B
Operating temperature	T <sub>A</sub> *	—	-40	+85	°C	Single-chip mode MB90P214A/W214A
			-40	+70	°C	External bus mode

\* : Excluding the temperature rise due to the heat produced.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

# 3. DC Characteristics

Single-chi External b		/IB90P214A/\						$= -40^{\circ}C \text{ to } +85^{\circ}C)$ = $-40^{\circ}C \text{ to } +70^{\circ}C)$	
Parameter Symbol		Pin name	Condition	Value			Unit	Remarks	
Falameter	Symbol	Finitianie	Condition	Min.	Тур.	Max.	Unit	Remarks	
	Vін	*1		0.7 Vcc		Vcc + 0.3	V	CMOS level input	
"H" level input voltage	VIHS	*2		0.8 Vcc		Vcc + 0.3	V	Hysteresis input	
voltage	Vінм	MD0 to MD2		Vcc - 0.3	_	Vcc + 0.3	V		
	VIL	*1		Vss- 0.3		0.3 Vcc	V	CMOS level input	
"L" level input voltage	VILS	*2		Vss – 0.3		0.2 Vcc	V	Hysteresis input	
voltage	VILM	MD0 to MD2		Vss – 0.3		Vss+ 0.3	V		
"H" level output	Vон	*3	Vcc = 4.5 V Іон = -4.0 mA	Vcc – 0.5		Vcc	V		
voltage	Vон1	X1	Vcc = 4.5 V Іон = -2.0 mA	Vcc - 2.3		Vcc	V		
"L" level output	Vol	*4	Vcc = 4.5 V loL = 4.0 mA	0	_	0.4	V		
voltage	Vol1	X1	Vcc = 4.5 V loL = 2.0 mA	0	_	Vcc – 2.3	V		
Input leakage current	h	*1 *2	Vcc =5.5 V 0.2 Vcc < VI < 0.8 Vcc	_		±10	μA	Except pins with pull-up/pull-down resistor and RST pin	
	<b>I</b> 12	X0	Vcc =5.5 V 0.2 Vcc < V⊮ < 0.8 Vcc	_	_	±25	μΑ		
	la		Fc = 16 MHz		3	7	mA		
Analog power supply voltage	Іан	AVcc	_			5* <sup>5</sup>	μA	In stop mode, T <sub>A</sub> = 25°C	
Input capacitance	CIN	*6		_	10		pF		
Pull-up resistor	RpulU	RST	_	22	50	110	kΩ	*7 MB90214 MB90P214A/ W214A/P214B/ W214B	
	Γτραίο	MD1	_	110	300	650	kΩ	* <sup>7</sup> MB90214	
		Generic pin	_	22	50	110	kΩ	* <sup>7</sup> MB90214	
Pull down register	D	MD0, MD2	_	110	300	650	kΩ	* <sup>7</sup> MB90214	
Pull-down resistor	RpulD	Generic pin	_	22	50	110	kΩ	* <sup>7</sup> MB90214	

(Continued)

(Continued)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol		Condition	Min.	Тур.	Max.	Unit	Reinarks
				_	50* <sup>8</sup>	80	mA	MB90214
	Fc = 16 MHz		70* <sup>8</sup>	100	mA	MB90P214A/ W214A MB90P214B/ W214B		
Power supply voltage*9	Iccs	Vcc	Fc = 16 MHz		_	40	mA	In sleep mode
Іссн Vсс			5	10	μA	$T_A = +25^{\circ}C$ In stop mode In hardware standby input time		

\*1: CMOS level input (P00 to P07, P10 to P17)

\*2: Hysteresis input pins (RST, HST, X0, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P75, P80 to P82)

\*3: Output pins (P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P75, P80 to P82)

\*4: Output pins (P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P75, P80 to P82)

\*5: The current value applies to the CPU stop mode with A/D converter inactive ( $V_{CC} = AV_{CC} = AVRH = +5.5 V$ ).

\*6: Other than Vcc, Vss, AVcc and AVss

\*7: A list of availabilities of pull-up/pull-down resistors

Pin name	MB90214	MB90P214A/W214A	MB90P214B/W214B
RST	Availability of pull-up resistors is optionally defined.	Pull-up resistors available	Pull-up resistors available
MD1	Pull-up resistors available	Unavailable	Unavailable
MD0, MD2	Pull-down resistors available	Unavailable	Unavailable
Generic pin	Availability of pull-up/pull-down resistors is optionally defined.	Unavailable	Unavailable


\*8: Vcc = +5.0 V, Vss = 0.0 V, T<sub>A</sub> = +25°C, Fc = 16 MHz


\*9: Measurement condition of power supply current; external clock pin and output pin are open. Measurement condition of Vcc; see the table above mentioned.


# 2. AC Characteristics

# (1) Clock Timing Standards

Single-chip modeMB90214/P214B/W214B: ( $V_{cc} = +4.5 V$ to $+5.5 V$ , $V_{ss} = 0.0 V$ , $T_{A} = -40^{\circ}C$ to $+105^{\circ}C$ )MB90P214A/W214A: ( $V_{cc} = +4.5 V$ to $+5.5 V$ , $V_{ss} = 0.0 V$ , $T_{A} = -40^{\circ}C$ to $+85^{\circ}C$ )External bus mode: ( $V_{cc} = +4.5 V$ to $+5.5 V$ , $V_{ss} = 0.0 V$ , $T_{A} = -40^{\circ}C$ to $+70^{\circ}C$ )											
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks			
Farameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remarks			
Clock frequency	Fc	X0, X1		10	—	16	MHz				
Clock cycle time	tc	X0, X1	_	62.5	_	100	ns	1/Fc			
Input clock pulse width	Р <sub>WH</sub> Рwl	X0	_	0.4 tc	_	<b>0.6 t</b> c	ns	Duty ratio: 60%			
Input clock rising/falling time	tcr tcf	X0			_	8	ns	ter + tef			








### (2) Clock Output Timings


External mode: (Vcc = +4.5 to +5.5 V, Vss = 0.0 V,  $T_A = -40^{\circ}C$  to +70°C)

Doromotor	Parameter Symbol Pin		Condition		Value	Unit	Remarks	
Parameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	itema ka
Machine cycle time	tcyc		Load condition:	62.5	—	1600	ns	*
$CLK \uparrow \rightarrow CLK \downarrow$	<b>t</b> CHCL	CLK	Load condition: 80 pF	tcyc/ 2 – 20		tcyc/2	ns	

\* : tcyc = n/Fc, n gear ratio (1, 2, 4, 16)



#### (3) Recommended Resonator Manufacturers




#### (4) Reset and Hardware Standby Input Standards

Single-chip mode MB90214/P214B/W214B :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C})$ MB90P214A/W214A :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ External bus mode :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

Deremeter	Symbol Pin		Condition		Value	Unit	Bomorko	
Parameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remarks
Reset input time	<b>t</b> rstl	RST		<b>5 t</b> cyc	—	_	ns	
Hardware standby input time	<b>t</b> HSTL	HST		5 tcyc	—		ns	*

\* : The machine cycle (tcyc) at hardware standby input is set to 1/16 divided oscillation.



#### (5) Power-on Reset/Power Supply Specifications


Single-chip mode MB90214/P214B/W214B :  $(V_{CC} = +4.5 \text{ V to } +5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C})$ MB90P214A/W214A :  $(V_{CC} = +4.5 \text{ V to } +5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ External bus mode :  $(V_{CC} = +4.5 \text{ V to } +5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

External bac mode								
Paramotor	Symbol	Pin name	Condition		Value	Unit	Remarks	
Parameter	Symbol		Condition	Min.	Тур.	Max.	Unit	ITEIIIai KS
Power supply rising time	<b>t</b> R	Vcc	—	—		30	ms	*
Power supply cut-off time	<b>t</b> off	Vcc	_	1			ms	

\* : Before the power rising, Vcc must be less than +0.2 V.


Notes: • The above specifications are for the power-on reset.

- When HST = L, always apply power-on reset using these specifications, regardless of whether or not the power-on reset is needed.
- There are some internal registers (such as STBYC) which are only initialized by the power-on reset. If this type of initialization is required, apply power according to these specifications.




#### • Caution on switching power supply

Abrupt change of supply voltage may initiate power-on reset, even if the above requirements are not met. It is, therefore, recommended to power up gradually during the instantaneous change of power supply as shown in the figure below.



### (6) Bus Read Timing


			( VCC - +-	+.510+5.5, v	$V_{\rm SS} = 0.0 \text{ V}, \text{ IA}$	40	$\frac{10+10}{10}$
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
	Symbol	name	Condition	Min.	Max.	Onit	Remarks
Valid address $\rightarrow \overline{RD} \downarrow time$	<b>t</b> avrl	A23 to A00		tcvc/2 - 20	_	ns	
RD pulse width	<b>t</b> rlrh	RD		tcyc – 25	_	ns	
$\overline{RD} \downarrow \rightarrow valid  data input$	<b>t</b> RLDV			_	tcyc – 30	ns	
$\overline{RD} \uparrow \rightarrow data  hold time$	<b>t</b> RHDX	D15 to D00	Load condition: 80 pF	0	_	ns	
Valid address→ valid data input	tavdv				3 tcyc/2 - 40	ns	
$\overline{RD} \uparrow \rightarrow address valid time$	<b>t</b> RHAX	A23 to A00		tcyc/2 – 20	_	ns	
Valid address $\rightarrow$ CLK $\uparrow$ time	tavch	A23 to A00 CLK		tcyc/2 – 25	_	ns	
$\overline{RD} \downarrow \to CLK \downarrow time$	<b>t</b> RLCL	RD, CLK		tcvc/2 - 25	—	ns	



### (Vcc = +4.5 to +5.5 , Vss = 0.0 V, $T_{\text{A}}$ = -40°C to +70°C)

# (7) Bus Write Timing

			(Vcc = +4.5 to)	+5.5 V, Vss:	$= 0.0 V, I_{A}$	$= -40^{\circ}$	$^{\circ}C$ to +70 $^{\circ}C$ )
Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
Falameter	Cymbol	i in name	Condition	Min.	Max.	Onit	
Valid address $\rightarrow \overline{WR} \downarrow$ time	<b>t</b> avwl	A23 to A00		tcyc/2 – 20	—	ns	
$\overline{WR}\downarrowpulse width$	<b>t</b> wlwh	WRL, WRH		tcyc – 25	_	ns	
Valid data output $\rightarrow \overline{WR} \uparrow$ time	<b>t</b> dvwh	D15 to D00	Load condition:	tcyc - 40	_	ns	
$\overline{WR} \uparrow \rightarrow data  hold time$	<b>t</b> whdx		80 pF	tcyc/2 - 20	—	ns	
$\overline{WR} \uparrow \rightarrow address  valid time$	<b>t</b> whax	A23 to A00		tcyc/2 - 20		ns	
$\overline{WR} \downarrow \rightarrow CLK \downarrow time$	<b>t</b> wlch	WRL, WRH, CLK		tcvc/2 – 25	_	ns	




#### $\Lambda I$ - -× / <del>-</del> 1000 + 7000)

#### (8) Ready Signal Input Timing

$(V_{CC} = +4.5 \text{ to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$											
Parameter Syr	Symbol	Pin name	Condition	Va	lue	Unit	Remarks				
	Symbol	Fin name	Condition	Min.	Max.	Unit					
RDY setup time	<b>t</b> RYHS	RDY	Load condition:	40	_	ns					
RDY hold time	tкүнн	<b>ND</b> T	80 pF	0		ns					

Note: Use the auto-ready function if the RDY setup time is insufficient.




#### (9) Hold Timing

 $(V_{CC} = +4.5 \text{ to } +5.5 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol	Pin Condition		Va	lue	Unit	Remarks
	Symbol	name	Condition	Min.	Max.	Unit	INCILIAL NO
Pin floating $\rightarrow \overline{HAK} \downarrow$ time	<b>t</b> xhal	HAK	Load condition:	30	tcyc	ns	
$\overline{HAK} \uparrow \rightarrow pin  valid time$	tнанv	HAN	80 pF	<b>t</b> cyc	<b>2t</b> cyc	ns	

Note: It takes at least one cycle for HAK to vary after HRQ is fetched.




### (10) UART Timing

In single-chip mode MB90214/P214B/W214B :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C})$ MB90P214A/W214A :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ In external-bus mode :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

In external-bus mode : $(vcc = +4.5 v to +5.5 v, vss = 0.0 v, 1A = -40^{\circ}C to +70^{\circ}C t$								
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks	
				Min.	Max.	Unit		
Serial clock cycle time	tscyc			<b>8 t</b> cyc	_	ns		
$SCLK \downarrow \rightarrow SOUT$ delay time	tslov			-80	80	ns	Internal shift clock mode	
Valid SIN $\rightarrow$ SCLK $\uparrow$	<b>t</b> ivsh			100	_	ns	output pin	
$\begin{array}{l} {\sf SCLK} \uparrow \rightarrow {\sf Valid} \; {\sf SIN} \\ {\sf hold} \; {\sf time} \end{array}$	tsнıx	· · · · · · · · · · · · · · · · · · ·	Load condition: 80 pF	60		ns		
Serial clock "H" pulse width	ts∺s∟			<b>4 t</b> cyc		ns		
Serial clock "L" pulse width	tslsh			4 tcrc		ns	External shift	
$SCLK \downarrow \rightarrow SOUT$ delay time	tslov			_	150	ns	clock mode output pin	
Valid SIN $\rightarrow$ SCLK $\uparrow$	<b>t</b> ivsh			60	_	ns	-	
$\begin{array}{l} {\sf SCLK} \uparrow \rightarrow {\sf Valid} \; {\sf SIN} \\ {\sf hold} \; {\sf time} \end{array}$	<b>t</b> shix			60		ns		

Notes: • These AC characteristics assume the CLK synchronous mode.


• teve is the machine cycle (unit: ns).



# (11) Resource Input Timing Single-chip mode MBS

MB90P214A/W214A: $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ External bus mode: $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$									
Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks	
	Symbol			Min.	Тур.	Max.	Unit	Nemarks	
Input pulse width	t⊤ıwн t⊤ıw∟	TIN0 to TIN3	Load condition: 80 pF	4 tcyc			ns	External event count input mode	
				2 tcvc			115	Trigger input/ Gate input mode	
		TIN4 to TIN7		<b>2 t</b> cyc	_		ns	Gate input mode	
		PWC0 to PWC3		<b>2 t</b> cyc	_		ns		
		INT0 to INT3		<b>3 t</b> cyc		_	ns		
		ATG		<b>2 t</b> cyc	_		ns		
	tww⊾	WI		4 tcyc			ns		


MB90214/P214B/W214B : (Vcc = +4.5 V to +5.5 V, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)



# (12) Resource Output Timing

Single-chip modeMB90214/P214B/W214B :  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C})$ MB90P214A/W214A:  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ External bus mode:  $(V_{CC} = +4.5 V \text{ to } +5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Faiametei		Fiii liaine	Condition	Min.	Max.	Unit	IVEIII al KS
$\begin{array}{l} CLK \uparrow \rightarrow \\ T_{OUT} \text{ transition time} \end{array}$	tто	TOUT0 to TOUT3 PPG POUT0 to POUT3	Load condition: 80 pF	_	30	ns	



#### 5. A/D Converter Electrical Characteristics

Single-chip mode MB90214/P214B/W214B:

(AVcc = Vcc = +5.0 $\pm$ 10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C, +4.5 V  $\leq$  AVRH – AVRL) Single-chip mode MBP90214A/W214A:

(AVcc = Vcc = +5.0 $\pm$ 10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C, +4.5 V  $\leq$  AVRH – AVRL) External bus mode:


(AVcc = Vcc = +5.0±10%, AVss = Vss = 0.0 V, T<sub>A</sub> = −40°C to +70°C, +4.5 V ≦ AVRH – AVRL)

Parameter	Symbol	Pin name	Condition	Value				Remarks
Parameter	Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks
Resolution	n	_	—	_		10	bit	
Total error	—	_		-3.0	_	+3.0	LSB	
Linearity error	_	_	_	-2.0		+2.0	LSB	
Differential linearity error	_	_		_	_	±1.5	LSB	
Zero transition voltage	Vот	AN0 to AN7		AVRL – 1.5	AVRL + 0.5	AVRL + 2.5	LSB	
Full-scale transition voltage	Vfst			AVRH – 3.5	AVRH – 1.5	AVRH + 0.5	LSB	
Conversion time	Τςονν	_	teve = 62.5 ns	6.125			μs	98 machine cycles
Sampling period	TSAMP			3.75			μs	60 machine cycles
Analog port input current	Iain	AN0 to AN7		_		±0.1	μA	
Analog input voltage	Vain			AVRL		AVRH	V	
Analog reference voltage	_	AVRH	—	AVRL	_	AVcc	V	
		AVRL	—	AVss	_	AVRH	V	
Reference voltage supply current	IR	AVRH		_	200	500	μA	
	IRH		_	_		5*	μA	
Interchannel disparity		AN0 to AN7				4	LSB	

\* : The current value applies to the CPU stop mode with the A/D converter inactive (Vcc = AVcc = AVRH = +5.5 V).

Notes: • The smaller the | AVRH – AVRL |, the greater the error would become relatively.

- Use the output impedance of the external circuit for analog input under the following conditions: External circuit output impedance < approx. 10 k $\Omega$  (Sampling period = 3.75 µs, teve = 62.5 ns)
- Precision values are standard values applicable to sleep mode.
- If Vcc/AVcc or Vss/AVss is caused by a noise to drop to below the analog input voltage, the analog input current is likely to increase. In such cases, a bypass capacitor or the like should be provided in the external circuit to suppress the noise.



### 6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

#### Total error


Difference between actual and logical values. This error is caused by a zero transition error, full-scale transition error, linearity error, differential linearity error, or by noise.

Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1111"  $\leftrightarrow$  "11 1111 1110") from actual conversion characteristics.


#### Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.




### ■ EXAMPLE CHARACTERISTICS

#### (1) Power Supply Current




#### (2) Output Voltage




\* : These are not assured value of characteristics but example characteristics.

#### (3) Pull-up/Pull-down Resistor



\* : These are not assured value of characteristics but example characteristics.

#### (4) Analog Filter



\* : These are not assured value of characteristics but example characteristics.

### ■ INSTRUCTION SET (412 INSTRUCTIONS)

Table 1 Explanation of Items in Table of Instruction
--

ltem	Explanation							
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.							
#	Indicates the number of bytes.							
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.							
В	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.							
Operation	Indicates operation of instruction.							
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0". X: Extends before transferring. —: Transfers nothing.							
AH	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00 <sub>H</sub> to AH. X: Transfers 00 <sub>H</sub> or FF <sub>H</sub> to AH by extending AL.							
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky							
S	<ul> <li>bit), N (negative), Z (zero), V (overflow), and C (carry).</li> <li>*: Changes due to execution of instruction.</li> </ul>							
Т	<ul> <li>—: No change.</li> <li>—: S: Set by execution of instruction.</li> <li>R: Reset by execution of instruction.</li> </ul>							
Ν								
Z								
V								
С								
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.							

Symbol	Explanation
A	32-bit accumulator The number of bits used varies according to the instruction. Byte: Low order 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL, AH
AH	High-order 16 bits of A
AL	Low-order 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limit register
SPCL	Stack pointer lower limit register
РСВ	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24
io	I/O area (000000н to 0000FFн)

(Continued)

### (Continued)

Symbol	Explanation
#imm4	4-bit immediate data
#imm8	8-bit immediate data
#imm16	16-bit immediate data
#imm32	32-bit immediate data
ext (imm8)	16-bit data signed and extended from 8-bit immediate data
disp8	8-bit displacement
disp16	16-bit displacement
bp	Bit offset value
vct4	Vector number (0 to 15)
vct8	Vector number (0 to 255)
( )b	Bit address
rel	Branch specification relative to PC
ear	Effective addressing (codes 00 to 07)
eam	Effective addressing (codes 08 to 1F)
rlst	Register list

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0         RW0         RL0           R1         RW1         (RL0)           R2         RW2         RL1           R3         RW3         (RL1)           R4         RW4         RL2           R5         RW5         (RL2)           R6         RW6         RL3           R7         RW7         (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16 17	<ul> <li>@RW0 + disp8</li> <li>@RW1 + disp8</li> <li>@RW2 + disp8</li> <li>@RW3 + disp8</li> <li>@RW4 + disp8</li> <li>@RW5 + disp8</li> <li>@RW6 + disp8</li> <li>@RW7 + disp8</li> </ul>	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

lable 3 Effective Address Fields	Table 3	Effective Address Fields
----------------------------------	---------	--------------------------

\* : The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Code	Operand	(a)*
Code	Operand	Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj +	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

Table 4 Number of Execution Cycles for Each Form of Addressing

\* : "(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction values for number of Cycles Used to Calculate number of Actual Cycles	Table 5	Correction Values for Number of Cycles Used to Calculate Number of Actual Cyc	les
--	---------	---	-----

Operand	(k	<b>)</b> *	(0	;)*	(d)*				
Operand	by	/te	wo	ord	lo	ng			
Internal register	+	0	+	0	+	0			
Internal RAM even address	+	0	+	0	+	0			
Internal RAM odd address	+	0	+	1	+	2			
Even address not in internal RAM	+	1	+	1	+	2			
Odd address not in internal RAM	+	1	+	3	+	6			
External data bus (8 bits)	+	1	+	3	+	6			

\* : "(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
MOV A, dir MOV A, addr16 MOV A, Ri MOV A, ear MOV A, eam MOV A, io MOV A, #imm8 MOV A, @A	2 3 1 2 2+ 2 2 2	2 2 1 2+(a) 2 2 2	(b) (b) 0 (b) (b) 0 (b)	byte (A) $\leftarrow$ (dir) byte (A) $\leftarrow$ (addr16) byte (A) $\leftarrow$ (Ri) byte (A) $\leftarrow$ (ear) byte (A) $\leftarrow$ (eam) byte (A) $\leftarrow$ (io) byte (A) $\leftarrow$ imm8 byte (A) $\leftarrow$ ((A))	Z Z Z Z Z Z Z Z Z Z Z	* * * * *	- - - - -			* * * * * *	* * * * * * *		- - - -	- - - - - -
MOV A, @RLi+disp8 MOV A, @SP+disp8 MOVP A, addr24 MOVP A, @A MOVN A, #imm4 MOVX A, dir	3 3 5 2 1 2	6 3 2 1 2	(b) (b) (b) (b) 0 (b)	byte (A) $\leftarrow$ ((RLi))+disp8) byte (A) $\leftarrow$ ((SP)+disp8) byte (A) $\leftarrow$ (addr24) byte (A) $\leftarrow$ ((A)) byte (A) $\leftarrow$ imm4 byte (A) $\leftarrow$ (dir)	Z Z Z Z Z Z X	* *   * *				* * R	* * * *		- - - -	- - - -
MOVX A, dif MOVX A, addr16 MOVX A, ear MOVX A, ear MOVX A, eam MOVX A, io MOVX A, io MOVX A, @A MOVX A, @A MOVX A, @RUi+disp8 MOVX A, @CLi+disp8 MOVX A, @CLi+disp8 MOVX A, @CLi+disp8 MOVX A, @CLi+disp8	2 3 2 2 2 2 2 2 2 2 3 3 5 2	2 1 2+ (a) 2 2 3 6 3 2 2	(b) (b) 0 (b) (b) (b) (b) (b) (b) (b)	byte (A) $\leftarrow$ (dif) byte (A) $\leftarrow$ (addr16) byte (A) $\leftarrow$ (Ri) byte (A) $\leftarrow$ (ear) byte (A) $\leftarrow$ (ear) byte (A) $\leftarrow$ (io) byte (A) $\leftarrow$ (io) byte (A) $\leftarrow$ (i(A)) byte (A) $\leftarrow$ ((A)) byte (A) $\leftarrow$ ((RUi))+disp8) byte (A) $\leftarrow$ ((RLi))+disp8) byte (A) $\leftarrow$ ((SP)+disp8) byte (A) $\leftarrow$ (addr24) byte (A) $\leftarrow$ ((A))	~×××××××××××××××××××××××××××××××××××××	* * * * *   * * * *				* * * * * * * * * *	* * * * * * * * * *			
MOV dir, A MOV addr16, A MOV Ri, A MOV ear, A MOV eam, A MOV io, A MOV @RLi+disp8, A MOV @SP+disp8, A MOVP addr24, A	2 3 1 2 + 2 3 3 5	2 1 2 2+ (a) 2 6 3 3	(b) (b) 0 (b) (b) (b) (b) (b)	byte (dir) $\leftarrow$ (A) byte (addr16) $\leftarrow$ (A) byte (Ri) $\leftarrow$ (A) byte (ear) $\leftarrow$ (A) byte (ear) $\leftarrow$ (A) byte (io) $\leftarrow$ (A) byte (i(RLi)) +disp8) $\leftarrow$ (A) byte ((SP)+disp8) $\leftarrow$ (A) byte (addr24) $\leftarrow$ (A)	- - - - -					* * * * * * *	* * * * * * * *			- - - - - - -
MOV Ri, ear MOV Ri, eam MOVP @A, Ri MOV ear, Ri MOV eam, Ri MOV Ri, #imm8 MOV io, #imm8 MOV dir, #imm8 MOV ear, #imm8 MOV eam, #imm8	2 2+ 2 2+ 2 3 3 3 3+	2 3+ (a) 3 3+ (a) 2 3 2 2+ (a)	0 (b) 0 (b) 0 (b) 0 (b) 0 (b)	byte (Ri) $\leftarrow$ (ear) byte (Ri) $\leftarrow$ (eam) byte ((A)) $\leftarrow$ (Ri) byte (ear) $\leftarrow$ (Ri) byte (eam) $\leftarrow$ (Ri) byte (Ri) $\leftarrow$ imm8 byte (io) $\leftarrow$ imm8 byte (dir) $\leftarrow$ imm8 byte (ear) $\leftarrow$ imm8 byte (eam) $\leftarrow$ imm8						* * * * * _	* * * * * * _			- - - - - - - - - -
MOV @AL, AH	2	2	(b)	byte ((A)) $\leftarrow$ (AH)	_	-	_	_	_	*	*	-	_	-

Table 6 Transfer Instructions (Byte) [50 Instructions]

(Continued)

(Continued)

	Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	V	С	RMW
ХСН	A, ear	2	3	0	byte (A) $\leftrightarrow$ (ear)	Z	_	_	-	_	_	_	-	-	-
XCH	A, eam	2+	3+ (a)	2×(b)	byte (A) $\leftrightarrow$ (eam)	Z	_	_	-	—	_	—	_	_	-
XCH	Ri, ear	2	4	0	byte (Ri) $\leftrightarrow$ (ear)	-	-	—	-	—	_	—	—	—	-
XCH	Ri, eam	2+	5+ (a)	2×(b)	byte (Ri) $\leftrightarrow$ (eam)	-	-	-	-	-	-	-	-	—	-

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Ζ	V	С	RMW
MOVW A, dir	2	2	(c)	word (A) $\leftarrow$ (dir)	_	*	_	-	_	*	*	_	_	_
MOVW A, addr16	3	2	(c)	word $(A) \leftarrow (addr16)$	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	2	Ó	word $(A) \leftarrow (SP)$	-	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	1	0	word (̀A)́ ← (̀RѠ́і)	-	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	1	0	word $(A) \leftarrow (ear)'$	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	2+ (a)	(c)	word (A) $\leftarrow$ (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io	2	2	(c)	word $(A) \leftarrow (io)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @A	2	2	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	_	_
MOVW A, #imm16	3	2	0 0	word (A) $\leftarrow$ imm16	_	*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	3	(c)	word (A) $\leftarrow$ ((RWi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	6	(c)	word (A) $\leftarrow$ ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVW A, @SP+disp8	3	3	(c)	word (A) $\leftarrow$ ((SP) +disp8	_	*	_	_	_	*	*	_	_	_
MOVPW A, addr24	5	3	(c)	word (A) $\leftarrow$ (addr24)	_	*	_	_	_	*	*	_	_	_
MOVPW A, @A	2	2	(c)	word (A) $\leftarrow$ ((A))	_	_	_	_	_	*	*	_	_	_
	-	-												
MOVW dir, A	2	2	(c)	word (dir) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	2	(c)	word (addr16) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, # imm16	4	2	0 0	word (SP) $\leftarrow$ imm16	_	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	2	0	word $(SP) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	1	0	word (RWi) $\leftarrow$ (Å)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	Ō	word (ear) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW eam, A	2+	2+ (a)	(c)	word (eam) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW io, A	2	2	(c)	word (io) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	3	(c)	word ((RWi) +disp8) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RLi+disp8, A	3	6	(c)	word ((RLi) +disp8) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVW @SP+disp8, A	3	3	(c)	word ((SP) +disp8) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVPW addr24, A	5	3	(c)	word (addr24) $\leftarrow$ (A)	_	_	_	_	_	*	*	_	_	_
MOVPW @A, RWi	2	3	(c)	word ((A)) $\leftarrow$ (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	2	0	word (RWi) $\leftarrow$ (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	3+ (a)	(c)	word (RWi) $\leftarrow$ (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	3	0	word (ear) $\leftarrow$ (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW ean, RWi	2+	3+ (a)	(c)	word (eam) $\leftarrow$ (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	0	word (RWi) $\leftarrow$ imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	3	(c)	word (io) $\leftarrow$ imm16	_	_	_	_	_	_	_	_	_	_
MOVW io, #imm16	4	2	0	word (ear) $\leftarrow$ imm16	_	_	_	_	_	*	*	_	_	_
MOVW ear, #imm16 MOVW eam, #imm16	4+	2+ (a)	(c)	word (ear) $\leftarrow$ imm16	_	_	_	_	_	_	_		_	
		2. (α)												
MOVW @AL, AH	2	2	(c)	word ((A)) $\leftarrow$ (AH)	-	-	-	-	-	*	*	-	-	-
XCHW A, ear	2	3	0	word (A) $\leftrightarrow$ (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, ean	2+	-	-	word (A) $\leftrightarrow$ (eam)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	4		word (RWi) $\leftrightarrow$ (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ean	2+		-	word (RWi) $\leftrightarrow$ (eam)	_	_	_	_	_	_	_	_	_	_
ACHIVE RIVE, Ealli	- ·	5. (a)	(0)											

Table 7 Transfer Instructions (Word) [40 Instructions]

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Τ	Ν	Z	۷	С	RMW
MOVL A, ear	2	1	0	long (A) $\leftarrow$ (ear)	-	-	-	_	_	*	*	-	-	-
MOVL A, eam	2+	3+ (a)	(d)	long (A) $\leftarrow$ (eam)	-	-	-	_	_	*	*	—	-	-
MOVL A, # imm32	5	3	0	long (A) $\leftarrow$ imm32	-	-	-	-	—	*	*	—	-	-
MOVL A, @SP + disp8	3	4	(d)	long (A) $\leftarrow$ ((SP) +disp8)	-	-	—	-	—	*	*	—	-	-
MOVPL A, addr24	5	4	(d)	long (A) $\leftarrow$ (addr24)	-	-	—	-	—	*	*	—	-	-
MOVPL A, @A	2	3	(d)	long $(A) \leftarrow ((A))$	-	-	-	-	-	*	*	-	-	-
MOVPL @A, RLi	2	5	(d)	$long\;((A)) \gets (RLi)$	-	-	-	-	_	*	*	_	-	-
MOVL @SP + disp8, A	3	4	(d)	long ((SP) + disp8) $\leftarrow$ (A)	–	_	_	_	_	*	*	_	_	_
MOVPL addr24, A	5	4	(d)	long (addr24) $\leftarrow$ (A)	-	-	—	-	—	*	*	—	-	-
MOVL ear, A	2	2	0	long (ear) $\leftarrow$ (A)	-	-	-	-	—	*	*	—	-	-
MOVL eam, A	2+	3+ (a)	(d)	long (eam) $\leftarrow$ (A)	-	-	-	-	-	*	*	-	-	-

Table 8	<b>Transfer Instructions</b>	(Long Word)	[11 Instructions]
		(Long Hora)	

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Z	۷	С	RMW
ADD A, #imm8 ADD A, dir ADD A, ear ADD A, eam ADD ear, A ADD eam, A ADDC A ADDC A, ear ADDC A, eam ADDC A, eam	2 2 2+ 2 2+ 1 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 3 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 (b) 0	byte (A) $\leftarrow$ (A) +imm8 byte (A) $\leftarrow$ (A) +(dir) byte (A) $\leftarrow$ (A) +(ear) byte (A) $\leftarrow$ (A) +(ear) byte (ear) $\leftarrow$ (ear) + (A) byte (ear) $\leftarrow$ (ear) + (A) byte (a) $\leftarrow$ (AH) + (AL) + (C) byte (A) $\leftarrow$ (A) + (ear) + (C) byte (A) $\leftarrow$ (AH) + (AL) + (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * *	* * * * * * * *	* * * * * * * *	* * * * * * * *	
SUB A, #imm8 SUB A, dir SUB A, ear SUB A, eam SUB ear, A SUB eam, A SUBC A SUBC A, ear SUBC A, eam SUBDC A	2 2 2+ 2 2+ 1 2 2+ 1 2 2+ 1	2 3+ (a) 2 3+ (a) 2 3+ (a) 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) $\leftarrow$ (A) -imm8 byte (A) $\leftarrow$ (A) - (dir) byte (A) $\leftarrow$ (A) - (ear) byte (A) $\leftarrow$ (A) - (ear) byte (ear) $\leftarrow$ (ear) - (A) byte (ear) $\leftarrow$ (ear) - (A) byte (ear) $\leftarrow$ (AH) - (AL) - (C) byte (A) $\leftarrow$ (A) - (ear) - (C) byte (A) $\leftarrow$ (A) - (ear) - (C) byte (A) $\leftarrow$ (AH) - (AL) - (C) (Decimal)	Z Z Z Z Z Z Z Z Z					* * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * *	* *
ADDW A ADDW A, ear ADDW A, eam ADDW A, #imm16 ADDW ear, A ADDW eam, A ADDCW A, ear ADDCW A, eam	1 2+ 3 2+ 2+ 2 2+	2 2 3+ (a) 2 3+ (a) 2 3+ (a)	0 0 (c) 0 2×(c) 0 (c)	word (A) $\leftarrow$ (AH) + (AL) word (A) $\leftarrow$ (A) +(ear) word (A) $\leftarrow$ (A) +(ear) word (A) $\leftarrow$ (A) +imm16 word (ear) $\leftarrow$ (ear) + (A) word (eam) $\leftarrow$ (ear) + (A) word (A) $\leftarrow$ (A) + (ear) + (C) word (A) $\leftarrow$ (A) + (eam) + (C)	- - - -					* * * * * * *	* * * * * * *	* * * * * * *	* * * * * *	* *
SUBW A SUBW A, ear SUBW A, eam SUBW A, #imm16 SUBW ear, A SUBW eam, A SUBCW A, ear SUBCW A, eam	1 2+ 3 2+ 2+ 2 2+	2 2 3+ (a) 2 3+ (a) 2 3+ (a)	0	word (A) $\leftarrow$ (AH) – (AL) word (A) $\leftarrow$ (A) – (ear) word (A) $\leftarrow$ (A) – (eam) word (A) $\leftarrow$ (A) – imm16 word (ear) $\leftarrow$ (ear) – (A) word (eam) $\leftarrow$ (eam) – (A) word (A) $\leftarrow$ (A) – (ear) – (C) word (A) $\leftarrow$ (A) – (eam) – (C)						* * * * * * *	* * * * * * *	* * * * * * *	* * * * * *	* *
ADDL A, ear ADDL A, eam ADDL A, #imm32	2 2+ 5	5 6+ (a) 4	0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) + (ear)} \\ \text{long (A)} \leftarrow \text{(A) + (eam)} \\ \text{long (A)} \leftarrow \text{(A) + imm32} \end{array}$				- - -	_ _ _	* *	* * *	* * *	* *	
SUBL A, ear SUBL A, eam SUBL A, #imm32	2 2+ 5	5 6+ (a) 4	0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{A}) - (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) - (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) - \text{imm32} \end{array}$	- - -	_ _ _	_ _ _	_ _ _	_ _ _	* * *	* * *	* * *	* * *	_ _ _

### Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mn	emonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Z	۷	С	RMW
INC INC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) $\leftarrow$ (ear) +1 byte (eam) $\leftarrow$ (eam) +1	-	_	_	_	_	*	*	*	_	* *
DEC DEC	ear eam	2 2 2+	2 3+ (a)	0	byte (ear) $\leftarrow$ (ear) -1 byte (eam) $\leftarrow$ (eam) -1	_	-	-	-	-	*	*	*	-	*
INCW INCW	ear eam	2 2+	2 3+ (a)	0 2× (c)	word (ear) $\leftarrow$ (ear) +1 word (eam) $\leftarrow$ (eam) +1	-	-	_	-	_	*	*	*	_	* *
DECW DECW		2 2+	2 3+ (a)	0 2× (c)	word (ear) $\leftarrow$ (ear) –1 word (eam) $\leftarrow$ (eam) –1	_	-	_	_	-	*	* *	*	_	*
INCL INCL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) $\leftarrow$ (ear) +1 long (eam) $\leftarrow$ (eam) +1	-	_	_	_	_	*	*	*	_	* *
DECL DECL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	-	-	_	-	-	*	*	*	_	*

#### Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11	Compare Instructions	(Byte/Word/Long Word)	[11 Instructions]
----------	----------------------	-----------------------	-------------------

Mr	nemonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Z	۷	С	RMW
CMP	А	1	2	0	byte (AH) – (AL)	-	Ι	-	_	-	*	*	*	*	_
CMP	A, ear	2	2	0	byte (A) – (ear)	_	—	_	_	_	*	*	*	*	_
CMP	A, eam	2+	2+ (a)	(b)	byte (A) – (eam)	-	_	_	-	_	*	*	*	*	-
CMP	A, #imm8	2	2	0	byte (A) – imm8	-	-	-	-	-	*	*	*	*	-
CMPW		1	2	0	word (AH) – (AL)	_	-	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	0	word (A) – (ear)	-	—	—	-	—	*	*	*	*	-
CMPW	' A, eam	2+	2+ (a)	(c)	word (A) – (eam)	-	—	—	-	—	*	*	*	*	-
CMPW	′ A, #imm16	3	2	0	word (A) – imm16	-	-	-	-	-	*	*	*	*	-
CMPL		2	3	0	long (A) – (ear)	-	-	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	4+ (a)	(d)	long (A) – (eam)	-	—	—	-	—	*	*	*	*	-
CMPL	A, #imm32	5	3	0	long (A) – imm32	-	-	-	-	-	*	*	*	*	-

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnen	nonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	V	С	RMW
DIVU	А	1	*1	0	word (AH) /byte (AL)	_	_	_	_	_	_	_	*	*	_
DIVU	A, ear	2	*2	0	Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH) word (A)/byte (ear) Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear)	_	_	_	_	_	_	_	*	*	_
DIVU	A, eam	2+	*3	*6	word (A)/byte (eam)	-	–	_	_	_	-	_	*	*	_
divuw Divuw	A, ear A, eam	2 2+	*4 *5	0 *7	Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam) long (A)/word (ear) Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear) long (A)/word (eam) Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam)	_	_		-	_	_	-	*	*	_
MULU	А	1	*8	0	byte (AH) $\times$ byte (AL) $\rightarrow$ word (A)	_	_	_	_	_	–	_	_	_	_
MULU	A, ear	2	*9	0	byte $(A) \times byte (ear) \rightarrow word (A)$	-	-	-	-	_	-	-	-	-	—
MULU	A, eam	2+	*10		byte (A) $\times$ byte (eam) $\rightarrow$ word (A)	-	-	-	-	—	-	-	-	-	—
MULUW		1	*11	0	word (AH) $\times$ word (AL) $\rightarrow$ long (A)	-	-	-	-	-	-	-	-	-	—
MULUW		2	*12	$\begin{vmatrix} 0 \\ (0) \end{vmatrix}$	word (A) $\times$ word (ear) $\rightarrow$ long (A)	-	-	-	-	—	-	-	-	-	-
MULUW	A, eam	2+	*13	(c)	word (A) $\times$ word (eam) $\rightarrow$ long (A)	-	-	-	-	-	-	_	-	-	—

#### Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- \*1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- \*2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- \*3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- \*4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- \*5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- \*6: (b) when dividing into zero or when an overflow occurs, and  $2 \times (b)$  normally.
- \*7: (c) when dividing into zero or when an overflow occurs, and  $2 \times (c)$  normally.
- \*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- \*9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- \*10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- \*11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
- \*12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
- \*13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Mnei	monic	#	cycles	В	Operation	LH	AH	I	S	Т	N	Z	۷	С	RMW
DIV	А	2	*1	0	word (AH) /byte (AL)	Ζ	_	_	_	_	_	_	*	*	_
DIV	A, ear	2	*2	0	Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH) word (A)/byte (ear) Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear)	z	_	_	_	_	_	_	*	*	_
DIV	A, eam	2+	*3	*6	word (A)/byte (eam)	Z	-	_	_	_	–	_	*	*	_
divw divw	A, ear A, eam	2 2+	*4 *5	0 *7	Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam) long (A)/word (ear) Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear) long (A)/word (eam) Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam)	_	_	_	_	_	_	_	* *	*	-
MUL	А	2	*8	0	byte (AH) $\times$ byte (AL) $\rightarrow$ word (A)	-	-	_	_	_	_	_	_	_	_
MUL	A, ear	2	*9	0	byte (A) $\times$ byte (ear) $\rightarrow$ word (A)	-	-	—	—	—	-	—	—	—	—
MUL	A, eam	2+	*10	(b)	byte (A) $\times$ byte (eam) $\rightarrow$ word (A)	-	-	—	-	—	-	—	—	—	-
MULW	/ A	2	*11	0	word (AH) $\times$ word (AL) $\rightarrow$ long (A)	-	-	—	-	—	-	—	—	—	-
MULW	A, ear	2	*12	0	word (A) $\times$ word (ear) $\rightarrow$ long (A)	-	-	-	-	-	-	—	—	—	-
MULW	A, eam	2+	*13	(b)	word (A) $\times$ word (eam) $\rightarrow$ long (A)	-	-	-	-	-	-	-	-	-	-

#### Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- \*1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.
- \*2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.
- \*3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.
- \*4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally. When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.
- \*5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
  When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.
- \*6: (b) when dividing into zero or when an overflow occurs, and  $2 \times (b)$  normally.
- \*7: (c) when dividing into zero or when an overflow occurs, and  $2 \times$  (c) normally.
- \*8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- \*9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

\*10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- \*11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- \*12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- \*13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

Mn	emonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Z	۷	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (b) 0 2× (b)	byte (A) $\leftarrow$ (A) and imm8 byte (A) $\leftarrow$ (A) and (ear) byte (A) $\leftarrow$ (A) and (eam) byte (ear) $\leftarrow$ (ear) and (A) byte (eam) $\leftarrow$ (eam) and (A)	- - - -			 	_ _ _ _	* * * *	* * * *	R R R R R	- - -	_ _ * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 (b) 0 2× (b)	byte (A) $\leftarrow$ (A) or imm8 byte (A) $\leftarrow$ (A) or (ear) byte (A) $\leftarrow$ (A) or (eam) byte (ear) $\leftarrow$ (ear) or (A) byte (eam) $\leftarrow$ (eam) or (A)	-   -   -   -	 		- - -	- - - -	* * * *	* * * *	R R R R	- - - -	_ _ * *
XOR XOR XOR XOR XOR NOT NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2+ 2 2+ 1 2 2+	2 2	$0 \\ 0 \\ (b) \\ 0 \\ 2 \times (b) \\ 0 \\ 2 \times (b)$	byte (A) $\leftarrow$ (A) xor imm8 byte (A) $\leftarrow$ (A) xor (ear) byte (A) $\leftarrow$ (A) xor (ear) byte (ear) $\leftarrow$ (ear) xor (A) byte (eam) $\leftarrow$ (eam) xor (A) byte (eam) $\leftarrow$ not (A) byte (ear) $\leftarrow$ not (ear) byte (eam) $\leftarrow$ not (eam)	  			  	- - - -	* * * * * *	* * * * * * *	R R R R R R R R	- - - - -	* * *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2× (c)	word (A) $\leftarrow$ (AH) and (A) word (A) $\leftarrow$ (A) and imm16 word (A) $\leftarrow$ (A) and (ear) word (A) $\leftarrow$ (A) and (eam) word (ear) $\leftarrow$ (ear) and (A) word (eam) $\leftarrow$ (eam) and (A)	- - - - -	- - - -		- - - -	- - - -	* * * *	* * * *	R R R R R R	- - - -	- - - * *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2× (c)	word (A) $\leftarrow$ (AH) or (A) word (A) $\leftarrow$ (A) or imm16 word (A) $\leftarrow$ (A) or (ear) word (A) $\leftarrow$ (A) or (eam) word (ear) $\leftarrow$ (ear) or (A) word (eam) $\leftarrow$ (eam) or (A)	-   -   -   -	- - - -		- - - -	- - - -	* * * *	* * * * *	R R R R R R	- - - -	_ _ _ *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A ear	1 3 2 2+ 2 2+ 1 2 2+	2	$\begin{array}{c} 0 \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ 0 \\ 2 \times (c) \end{array}$	word (A) $\leftarrow$ (AH) xor (A) word (A) $\leftarrow$ (A) xor imm16 word (A) $\leftarrow$ (A) xor (ear) word (A) $\leftarrow$ (A) xor (ear) word (ear) $\leftarrow$ (ear) xor (A) word (ear) $\leftarrow$ (ear) xor (A) word (A) $\leftarrow$ not (A) word (ear) $\leftarrow$ not (ear) word (eam) $\leftarrow$ not (eam)				- - - - -		* * * * * *	* * * * * * *	R R R R R R R R R R		 * * *

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mn	emonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) $\leftarrow$ (A) and (ear) long (A) $\leftarrow$ (A) and (eam)	-		_	_	-	*	*	R R	_	-
ORL ORL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) $\leftarrow$ (A) or (ear) long (A) $\leftarrow$ (A) or (eam)	_	-	-	-	-	*	*	R R	_	-
XORL XORL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) $\leftarrow$ (A) xor (ear) long (A) $\leftarrow$ (A) xor (eam)	-	-		_ _	-	*	* *	R R	_	-

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

 Table 16
 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Z	V	С	RMW
NEG	А	1	2	0	byte (A) $\leftarrow$ 0 – (A)	X	-	-	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) $\leftarrow 0 - (ear)$ byte (eam) $\leftarrow 0 - (eam)$	-	-	-	-	_ _	*	*	*	*	*
NEGW	А	1	2	0	word (A) $\leftarrow 0 - (A)$	-	-	-	-	_	*	*	*	*	-
NEGW NEGW		2 2+	2 3+ (a)	0 2× (c)	word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	-	-	_	-	_ _	*	*	*	*	*

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
ABS A	2	2	0	byte (A) $\leftarrow$ absolute value (A)	Ζ	-	_	_	-	*	*	*	_	_
ABSW A	2	2	0	word $(A) \leftarrow absolute value (A)$	—	—	_	_	-	*	*	*	_	-
ABSL A	2	4	0	long $(A) \leftarrow absolute value (A)$	-	-	—	-	-	*	*	*	—	-

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
NRML A, R0	2	*		long (A) $\leftarrow$ Shifts to the position at which "1" was set first byte (R0) $\leftarrow$ current shift count	-	_	-	-	*		-	Ι	-	_

\*: 5 when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

Mnemonic	#	cycles	В	Operation	LH	AH	Ι	S	Т	Ν	Z	V	С	RMW
RORC A	2	2	0	byte (A) $\leftarrow$ Right rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC A	2	2	0	byte $(A) \leftarrow$ Left rotation with carry	-	-	-	-	-	*	*	-	*	-
RORC ear	2	2	0	byte (ear) $\leftarrow$ Right rotation with carry	_	_	_	_	_	*	*	_	*	*
RORC eam	2+	3+ (a)	2× (b)	byte (eam) $\leftarrow$ Right rotation with carry	-	-	-	-	-	*	*	—	*	*
ROLC ear	2	2	0	byte (ear) $\leftarrow$ Left rotation with carry	-	-	-	-	-	*	*	—	*	*
ROLC eam	2+	3+ (a)	2× (b)	byte (eam) $\leftarrow$ Left rotation with carry	-	-	-	-	-	*	*	-	*	*
ASR A, R0	2	*1	0	byte (A) $\leftarrow$ Arithmetic right barrel shift (A, RO)	_	-	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	0	byte (A) $\leftarrow$ Logical right barrel shift (A, R0)	—	-	-	-	*	*	*	—	*	-
LSL A, R0	2	*1	0	byte (A) $\leftarrow$ Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASR A, #imm8	3	*3	0	byte (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSR A, #imm8	3	*3	0	byte (A) $\leftarrow$ Logical right barrel shift (A, imm8)	_	-	_	_	*	*	*	—	*	-
LSL A, #imm8	3	*3	0	byte $(A) \leftarrow$ Logical left barrel shift $(A, imm8)$	–	-	-	-	-	*	*	-	*	-
ASRW A	1	2	0	word (A) $\leftarrow$ Arithmetic right shift (A, 1 bit)	_	-	_	_	*	*	*	_	*	-
LSRW A/SHRW A	1	2	0	word (A) $\leftarrow$ Logical right shift (A, 1 bit)	—	-	-	-	*	R	*	—	*	-
LSLW A/SHLW A	1	2	0	word (A) $\leftarrow$ Logical left shift (A, 1 bit)	-	-	-	-	-	*	*	-	*	-
ASRW A, R0	2	*1	0	word (A) $\leftarrow$ Arithmetic right barrel shift (A, R0)	_	-	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	0	word (A) $\leftarrow$ Logical right barrel shift (A, R0)	—	-	-	-	*	*	*	—	*	-
LSLW A, R0	2	*1	0	word (A) $\leftarrow$ Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRW A, #imm8	3	*3	0	word (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRW A, #imm8	3	*3	0	word (A) $\leftarrow$ Logical right barrel shift (A, imm8)	—	-	-	-	*	*	*	—	*	-
LSLW A, #imm8	3	*3	0	word (A) $\leftarrow$ Logical left barrel shift (A, imm8)	–	-	-	-	-	*	*	-	*	-
ASRL A, R0	2	*2	0	long (A) $\leftarrow$ Arithmetic right shift (A, R0)	_	-	_	_	*	*	*	_	*	-
LSRL A, R0	2	*2	0	long (A) $\leftarrow$ Logical right barrel shift (A, R0)	-	-	-	-	*	*	*	-	*	-
LSLL A, R0	2	*2	0	long (A) $\leftarrow$ Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRL A, #imm8	3	*4	0	long (A) $\leftarrow$ Arithmetic right shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRL A, #imm8	3	*4	0	long (A) $\leftarrow$ Logical right barrel shift (A, imm8)	-	-	-	-	*	*	*	—	*	-
LSLL A, #imm8	3	*4	0	long (A) $\leftarrow$ Logical left barrel shift (A, imm8)	-	-	-	-	-	*	*	-	*	-

Table 19	Shift Instructions	(By	yte/Word/Long Word)	)	[27 Instructions]
----------	--------------------	-----	---------------------	---	-------------------

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 3 when R0 is 0, 3 + (R0) in all other cases.

\*2: 3 when R0 is 0, 4 + (R0) in all other cases.

\*3: 3 when imm8 is 0, 3 + (imm8) in all other cases.

\*4: 3 when imm8 is 0, 4 + (imm8) in all other cases.

Mne	emonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Z	۷	С	RMW
BZ/BEC	ک rel	2	*1	0	Branch when (Z) = 1	_	_	_	_	_	-	_	_	_	_
BNZ/BN		2	*1	0	Branch when $(Z) = 0$	-	-	-	-	_	-	_	_	—	—
BC/BLC		2	*1	0	Branch when $(C) = 1$	-	-	-	-	_	-	_	_	—	—
BNC/BH	HS rel	2	*1	0	Branch when $(C) = 0$	-	—	-	—	—	-	—	—	-	—
BN	rel	2	*1	0	Branch when (N) = 1	-	—	-	—	—	-	—	—	-	—
BP	rel	2	*1	0	Branch when $(N) = 0$	-	—	-	-	-	-	—	—	—	-
BV	rel	2	*1	0	Branch when $(V) = 1$	-	—	-	-	-	-	—	-	—	-
BNV	rel	2	*1	0	Branch when $(V) = 0$	-	—	-	-	-	-	—	—	—	-
BT	rel	2	*1	0	Branch when (T) = 1	-	-	-	-	-	-	-	-	-	-
BNT	rel	2	*1	0	Branch when $(T) = 0$	-	-	-	-	-	-	-	-	—	—
BLT	rel	2	*1	0	Branch when $(V) \text{ xor } (N) = 1$	-	-	-	-	-	-	-	-	-	-
BGE	rel	2	*1	0	Branch when $(V) \text{ xor } (N) = 0$	-	-	-	-	-	-	-	-	—	—
BLE	rel	2	*1	0	( (V) xor (N) ) or (Z) = 1	-	—	-	-	-	-	—	-	-	—
BGT	rel	2	*1	0	((V)  xor  (N))  or  (Z) = 0	-	-	-	-	-	-	-	-	—	—
BLS	rel	2	*1	0	Branch when (C) or $(Z) = 1$	-	—	-	-	-	-	—	-	-	—
BHI	rel	2	*1	0	Branch when $(C)$ or $(Z) = 0$	-	—	-	-	-	-	—	-	-	—
BRA	rel	2	*1	0	Branch unconditionally	-	-	-	-	-	-	_	-	-	-
JMP	@A	1	2	0	word (PC) $\leftarrow$ (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	2	0	word (PC) $\leftarrow$ addr16	_	_	-	_	_	_	_	_	_	_
JMP	@ear	2	3	0	word $(PC) \leftarrow (ear)$	-	_	-	_	-	-	_	_	—	-
JMP	@eam	2+	4+ (a)	(C)	word (PC) $\leftarrow$ (eam)	-	-	-	-	_	-	—	-	—	—
JMPP	@ear *3	2	3	0	word (PC) $\leftarrow$ (ear), (PCB) $\leftarrow$ (ear +2)	-	-	-	-	_	-	—	-	—	—
JMPP	@eam *3	2+	4+ (a)	(d)	word (PC) $\leftarrow$ (eam), (PCB) $\leftarrow$ (eam +2)	-	—	-	—	-	-	—	—	—	—
JMPP	addr24	4	3	0	word (PC) $\leftarrow$ ad24 0 to 15	-	—	-	-	-	-	—	—	—	-
					$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	4	(c)	word (PC) $\leftarrow$ (ear)	-	—	-	-	-	-	—	—	—	-
CALL	@eam *4	2+	5+ (a)	2× (c)	word (PC) $\leftarrow$ (eam)	-	—	-	-	-	-	—	-	—	-
CALL	addr16 *5	3	5	(C)	word (PC) $\leftarrow$ addr16	-	—	-	-	-	-	—	-	—	-
CALLV	#vct4 *5	1	5	2× (c)		-	—	-	-	-	-	—	-	—	-
CALLP	@ear *6	2	7	2× (c)	word (PC) $\leftarrow$ (ear) 0 to 15,	-	—	-	-	-	-	—	-	—	-
					$(PCB) \leftarrow (ear)$ 16 to 23										
CALLP	@eam *6	2+	8+ (a)	*2	word (PC) $\leftarrow$ (eam) 0 to 15,	-	—	-	-	-	-	-	-	-	—
					$(PCB) \leftarrow (eam)$ 16 to 23										
CALLP	addr24 *7	4	7	2× (c)	word (PC) $\leftarrow$ addr 0 to 15, (PCB) $\leftarrow$ addr 16 to 23	-	-	-	-	-	-	-	-	-	-

Table 20	Branch 1 Instructions	[31 Instructions]
----------	-----------------------	-------------------

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 3 when branching, 2 when not branching.

\*2: 3 × (c) + (b)

- \*3: Read (word) branch address.
- \*4: W: Save (word) to stack; R: Read (word) branch address.
- \*5: Save (word) to stack.
- \*6: W: Save (long word) to W stack; R: Read (long word) branch address.
- \*7: Save (long word) to stack.

Mnemonic	#	cycle	В	Operation	LH	AH	I	S	Т	N	Z	۷	С	RMW
CBNE A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE A, #imm16, rel	4	*1	0	Branch when byte $(A) \neq \text{imm16}$	-	-	-	-	-	*	*	*	*	-
CBNE ear, #imm8, rel	4	*1	0	Branch when byte (ear) ≠ imm8	-	_	_	_	_	*	*	*	*	_
CBNE eam, #imm8, rel	4+	*3	(b)	Branch when byte (eam) $\neq$ imm8	-	—	-	—	-	*	*	*	*	—
CWBNE ear, #imm16, rel	5	*1	0	Branch when word (ear) $\neq$ imm16	-	—	—	—	-	*	*	*	*	—
CWBNE eam, #imm16, rel	5+	*3	(c)	Branch when word (eam) $\neq$ imm16	-	-	-	-	-	*	*	*	*	-
DBNZ ear, rel	3	*2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	-	-	-	-	_	*	*	*	-	-
DBNZ eam, rel	3+	*4	2× (b)	Branch when byte (ear) = $(eam) - 1$ , and $(eam) \neq 0$	-	-	-	-	-	*	*	*	-	*
DWBNZ ear, rel	3	*2	0	Branch when word (ear) = $(ear) - 1$ , and $(ear) \neq 0$	-	-	-	-	–	*	*	*	-	-
DWBNZ eam, rel	3+	*4	2× (c)	Branch when word (eam) = $(eam) - 1$ , and $(eam) \neq 0$	_	_	-	_	_	*	*	*	-	*
INT #vct8	2	14	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT addr16	3	12	6× (c)		_	_	R	Š	_	_	_	_	_	_
INTP addr24	4	13	$6 \times (c)$		-	_	R	S	_	_	_	_	-	_
INT9	1	14	8× (c)	Software interrupt	-	—	R	S	_	-	_	_	-	—
RETI	1	9	6× (c)		-	—	*	*	*	*	*	*	*	—
RETIQ *6	2	11	*5	Return from interrupt	-	-	*	*	*	*	*	*	*	-
LINK #imm8	2	6	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer area	-	_	_	_	_	-	_	_	-	-
UNLINK	1	5	(c)	At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	-	_	_	-	-
RET *7	1	4	(c)	Return from subroutine	_	_	_	_	_	_	_	_	_	_
RETP *8	1	5	(d)	Return from subroutine	-	_	-	_	_	-	_	_	_	-

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- \*1: 4 when branching, 3 when not branching
- \*2: 5 when branching, 4 when not branching
- \*3: 5 + (a) when branching, 4 + (a) when not branching
- \*4: 6 + (a) when branching, 5 + (a) when not branching
- \*5:  $3 \times (b) + 2 \times (c)$  when an interrupt request is generated,  $6 \times (c)$  when returning from the interrupt.
- \*6: High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.
- \*7: Return from stack (word)
- \*8: Return from stack (long word)

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Z	۷	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 1 2	3 3 3 * <sup>3</sup>	(C) (C) (C) *4	word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (A) word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (AH) word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (PS) (SP) $\leftarrow$ (SP) -2n, ((SP)) $\leftarrow$ (rlst)		   	   		     	     		 		_ _ _ _
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 3 *2	(C) (C) (C) *4	word (A) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2 word (AH) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2 word (PS) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2 (rlst) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP)	- - -	* - -	_ * _	- * -	- * -	_ _ * _	- * -	- * -	_ * _	- - - -
JCTX @A	1	9	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	-
AND CCR, #imn OR CCR, #imn		3 3	0 0	byte (CCR) $\leftarrow$ (CCR) and imm8 byte (CCR) $\leftarrow$ (CCR) or imm8	-	_	*	*	*	*	*	*	*	-
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	-	_	_		_ _	_ _	-	_ _	_ _	-
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	2 ′	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	- - -	* *	- - -	- - -	- - -	- - -	_ _ _	_ _ _	- - -	_ _ _ _
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0 0	word (SP) $\leftarrow$ ext (imm8) word (SP) $\leftarrow$ imm16	_ _	-	-	-	_ _	-	-	_ _	-	-
MOV A, brgl MOV brg2, A MOV brg2, #imm8	2 2 3	*1 1 2	0 0 0	byte (A) $\leftarrow$ (brgl) byte (brg2) $\leftarrow$ (A) byte (brg2) $\leftarrow$ imm8	Z _ _	*	_ _ _	- - -	- - -	* * *	* *	_ _ _	_ _ _	- - -
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	No operation Prefix code for AD space access Prefix code for DT space access Prefix code for PC space access Prefix code for SP space access Prefix code for no flag change Prefix code for the common register bank				- - - -	- - - -		- - - -		- - - -	- - - - -
MOVW SPCU, #imm16 MOVW SPCL, #imm16 SETSPC CLRSPC	4 4 2 2	2 2 2 2	0 0 0 0	word (SPCU) $\leftarrow$ (imm16) word (SPCL) $\leftarrow$ (imm16) Stack check ooperation enable Stack check ooperation disable	- - -	- - -	_ _ _	- - -	_   _   _	- - -	_   _   _	_ _ _ _	- - -	- - - -
BTSCN A BTSCNS A BTSCND A	2 2 2	*5 *6 *7	0 0 0	byte (A) $\leftarrow$ position of "1" bit in word (A) byte (A) $\leftarrow$ position of "1" bit in word (A) $\times$ 2 byte (A) $\leftarrow$ position of "1" bit in word (A) $\times$ 4	Z Z Z	_ _ _	_ _ _	_ _ _	- - -	_ _ _	* *	_ _ _	_ _ _	_ _ _

#### Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

\*1: PCB, ADB, SSB, USB, and SPB: 1 cycle

- DTB: 2 cycles
- DPR: 3 cycles
- \*2:  $3 + 4 \times (pop count)$

\*3:  $3 + 4 \times (\text{push count})$ 

- \*4: Pop count  $\times$  (c), or push count  $\times$  (c)
- \*5: 3 when AL is 0, 5 when AL is not 0.
- \*6: 4 when AL is 0, 6 when AL is not 0.
- \*7: 5 when AL is 0, 7 when AL is not 0.

M	nemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Z	V	С	RMW
MOVB MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b) (b)	byte (A) $\leftarrow$ (dir:bp) b byte (A) $\leftarrow$ (addr16:bp) b byte (A) $\leftarrow$ (io:bp) b	Z Z Z	* * *				* *	* * *			_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$	_ _ _	_ _ _	_ _ _		_ _ _	* *	* * *		_ _ _	* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b $\leftarrow$ 1 bit (addr16:bp) b $\leftarrow$ 1 bit (io:bp) b $\leftarrow$ 1	_ _ _	_ _ _	_ _ _		_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$	_ _ _	_ _ _	_ _ _		- - -	_ _ _	_ _ _		_ _ _	* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$	_ _ _	_ _ _	_ _ _		- - -	_ _ _	* * *	_ _ _	_ _ _	_ _ _
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b) (b)	Branch when (dir:bp) $b = 1$ Branch when (addr16:bp) $b = 1$ Branch when (io:bp) $b = 1$	_ _ _	_ _ _	_ _ _		- - -	_ _ _	* * *	_ _ _	_ _ _	_ _ _
SBBS	addr16:bp, rel	5	*2	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	-	–	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	_	_	_	_	-	–	_	_	_	-
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	_	_	_	_	_	_	_	_	-

Table 23	Bit Manipulation Instructions [21 Instructions]
----------	---

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 5 when branching, 4 when not branching

\*2: 7 when condition is satisfied, 6 when not satisfied

- \*3: Undefined count
- \*4: Until condition is satisfied

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	V	С	RMW
SWAP	1	3	0	byte (A) 0 to 7 $\leftarrow \rightarrow$ (A) 8 to 15	-	-	-	-	-	_	-	_	-	_
SWAPW	1	2	0	word (AH) $\leftarrow \rightarrow$ (AL)	-	*	_	-	—	—	—	_	_	
EXT	1	1	0	Byte code extension	X	_	_	-	—	*	*	_	_	-
EXTW	1	2	0	Word code extension	-	X	_	-	-	*	*	_	—	-
ZEXT	1	1	0	Byte zero extension	Z	_	_	-	-	R	*	_	—	-
ZEXTW	1	2	0	Word zero extension	-	Ζ	-	-	-	R	*	-	1	-

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

#### Table 25 String Instructions [10 Instructions]

Mnemonic	#	cycles	В	Operation	LH	AH	Ι	S	T	Ν	Z	V	С	RMW
MOVS/MOVSI MOVSD	2	*2 *2	*3 *3	Byte transfer @AH+ $\leftarrow$ @AL+, counter = RW0 Byte transfer @AH- $\leftarrow$ @AL-, counter = RW0	_	_	_	-	_	-	_	_	_	_
	-	*1								*	*	*	*	
SCEQ/SCEQI SCEQD	2 2	*1	*4 *4	Byte retrieval @AH+ – AL, counter = RW0 Byte retrieval @AH– – AL, counter = RW0	_	_	_	-	_	*	*	*	*	_
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ $\leftarrow$ AL, counter = RW0	_	_	_	_	_	*	*	_	_	_
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ $\leftarrow$ @AL+, counter = RW0	_	_	_	-	_	-	_	_	_	-
MOVSWD	2	*2	*6	Word transfer @AH- $\leftarrow$ @AL-, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*7	Word retrieval @AH AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	5m +3	*8	Word filling @AH+ $\leftarrow$ AL, counter = RW0	_	-	_	_	_	*	*	_	_	_

m: RW0 value (counter value)

\*1: 3 when RW0 is 0, 2 + 6  $\times$  (RW0) for count out, and 6n + 4 when match occurs

\*2: 4 when RW0 is 0, 2 +  $6 \times$  (RW0) in any other case

\*3: (b) × (RW0)

\*4: (b) × n

\*5: (b) × (RW0)

\*6: (c) × (RW0)

\*7: (c) × n

\*8: (c) × (RW0)

ſ	Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
MOVM	@A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte ((A)) $\leftarrow$ ((RLi))	-	-	-	_	_	-	-	-	-	_
MOVM	@A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte ((A)) $\leftarrow$ (eam)	-	_	_	—	—	_	—	_	-	_
MOVM	addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) $\leftarrow$ ((RLi))	-	_	_	—	—	_	—	_	-	_
MOVM	addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) $\leftarrow$ (eam)	_	_	_	—	—	_	—	—	-	-
MOVMW	@A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word ((A)) $\leftarrow$ ((RLi))	-	_	_	—	—	_	—	_	-	_
MOVMW	@A, eam, #imm8	3+	*2	*4	Multiple data trasfer word $((A)) \leftarrow (eam)$	-	_	_	—	—	_	—	_	-	_
MOVMW	addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) $\leftarrow$ ((RLi))	_	_	_	—	—	_	—	—	-	-
MOVMW	addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) $\leftarrow$ (earn)	_	_	_	_	_	_	—	_	-	_
MOVM	@RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) $\leftarrow$ ((A))	_	_	_	_	_	_	—	_	-	_
MOVM	eam, @A, #imm8	3+	*2	*3	Multiple data trasfer byte (eam) $\leftarrow$ ((A))	_	_	_	—	—	_	—	—	-	-
MOVM	@RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) $\leftarrow$ (addr16)	_	_	_	_	_	_	—	_	-	_
MOVM	eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) $\leftarrow$ (addr16)	-	_	_	—	—	_	—	_	-	_
MOVMW	@RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) $\leftarrow$ ((A))	-	_	_	—	—	_	—	_	-	_
MOVMW	eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) $\leftarrow$ ((A))	_	_	_	_	_	_	—	_	-	_
MOVMW	@RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) $\leftarrow$ (addr16)	-	_	_	—	—	_	—	_	-	_
MOVMW	eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word $(eam) \leftarrow (addr16)$	-	_	_	—	—	_	—	_	-	_
MOVM	bnk : addr16, *5	7	*1	*3	Multiple data transfer	_	_	_	_	_	_	—	_	-	_
	bnk : addr16, #imm8				byte (bnk:addr16) $\leftarrow$ (bnk:addr16)										
MOVMW	bnk : addr16, *5	7	*1	*4	Multiple data transfer	-	_	_	—	_	-	_	_	-	-
	bnk : addr16, #imm8				word (bnk:addr16) $\leftarrow$ (bnk:addr16)										

Table 26	Multiple Data Transfer Instructions [18 Instructions]


\*1:5 + imm8  $\times$  5, 256 times when imm8 is zero.

\*2:  $5 + \text{imm8} \times 5$ , 256 times when imm8 is zero. \*2:  $5 + \text{imm8} \times 5 + (a)$ , 256 times when imm8 is zero. \*3: Number of transfers  $\times (b) \times 2$ \*4: Number of transfers  $\times (c) \times 2$ \*5: The bank register specified by "bnk" is the same as for the MOVS instruction.

### ■ ORDERING INFORMATION

Part number	Туре	Package	Remarks
MB90214 MB90P214A MB90P214B	MB90214PF MB90P214PF MB90P214BPF	80-pin Plastic QFP (FPT-80P-M06)	
MB90W214A MB90W214B	MB90W214ZF MB90W214BZF	80-pin Ceramic QFP (FPT-80C-C02)	Only ES level
MB90V210	MB90V210CR	256-pin Ceramic PGA (PGA-256C-A02)	For evaluation

#### ■ PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.