

# MOBILE MULTIMEDIA INTERFACE (M<sup>2</sup>I) VERY LOW POWER 1.8V 16K X 16 SYNCHRONOUS DUAL-PORT STATIC RAM


Advanced Datasheet IDT70P9268L

### **Features**

- True Dual-Ported Memory Cells
  - Allows simultaneous access of the same memory location
- High per-port throughput performance
  - Industrial: 800 Mbps
- **♦** Low-Power Operation
  - Active: 15 mA (typ.)
  - Standby: 2 uA (typ.)
- Multiplexed address and data I/Os

- Counter enable and repeat features
- Full synchronous operation on both ports
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL-compatible, single 1.8V (+/- 100mV) power supply
- Industrial temperature range (-40C to +85C)
- Available in a 100-ball fpBGA (fine pitch BGA)
- ◆ Green parts available, see ordering information

# **Block Diagram**



### NOTES:

1. This block diagram depicts operation with the address and data signals mux'd on the right port but not on the left port. If each port is set to operate with the address and data signals mux'd, then both sides of the block diagram will be the same as the right port pictured above.

## **Device Description**

The 70P9268L is a very low power 16K x 16 synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. The 70P9268 supports two modes of operation. The first features one port with multiplexed address and data signals. The second features both ports with multiplexed address and data signals. Please refer to the pinout below for more information on how to select the operation mode.

# **Pin Configuration**

IDT70P9268 BY100 100-BALL fpBGA

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
Vss	I/O0R	VDD	I/O4R	I/O7R	VDD	I/O10R	VDD	I/O15R	SFEN
B1	B2	В3	B4	B5	B6	B7	B8	B9	B10
R/W̄R	CLKR	I/O1R	Vss	I/O5R	Vss	I/O11R	Vss	I/O14R	OER
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
ADSR	CNTENR	CNTRPTR	I/O2R	I/O6R	I/O8R	I/O12R	ZZR	SF7	Vss
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
CER	INTR	UBR	LBR	I/O3R	I/O9R	I/O13R	SF6	SF5	SF4
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
INTL	Vss	VDD	UBL	CNTRPTL	SF0	MSEL <sup>(2)</sup>		Vss	VDD
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
CEL	LBL	CNTENL	CLKL	Vss	A13L <sup>(3)</sup>	SF2	Vss	Vss	SF1
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
ADSL	A0L <sup>(3)</sup>	Азь <sup>(3)</sup>	VDD	I/O8L	I/O12L	A7L <sup>(3)</sup>	ZZL	OEL	SF3
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
$R/\overline{W}L$	A2L <sup>(3)</sup>	I/O0L	Vss	I/O4L	I/O11L	I/O13L	A9L <sup>(3)</sup>	A12L <sup>(3)</sup>	NC
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10
A1L <sup>(3)</sup>	A5L <sup>(3)</sup>	I/O1L	I/O6L	I/O7L	I/O9L	VDD	I/O15L	A10L <sup>(3)</sup>	A11L <sup>(3)</sup>
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
A4L <sup>(3)</sup>	A6L <sup>(3)</sup>	I/O2L	I/O3L	I/O5L	VDD	I/O10L	Vss	I/O14L	A8L <sup>(3)</sup>

<sup>1.</sup> The device setup shown above features multiplexed address and data signals on the right port and non-multiplexed address and data signals on the left port.

2. For multiplexed address and data signal operation on the left port, this pin should be set to VDD. For non-multiplexed address and data signal operation on the left port, this pin should be

<sup>3.</sup> For multiplexed address and data signal operation on the left port, these pins should be set to Vss.

Left Port	Right Port	Names	
CEL	CE <sub>R</sub>	Chip Enable (Input)	
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable (Input)	
OEL	$OE_R$	Output Enable (Input)	
$A_{0L} - A_{15L}$	N/A	Address (Input)	
$I/O_{0L} - I/O_{15L}$	N/A	Data (Input/Output)	
N/A	$I/O+A_{0R} - I/O+A_{15R}$	Multiplexed Address and Data (Input/Output)	
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock (Input)	
UB <sub>L</sub>	$UB_R$	Upper Byte Enable (Input)	
$LB_L$	$LB_R$	Lower Byte Enable (Input)	
ADS <sub>L</sub>	$ADS_R$	Address Strobe Enable (Input)	
CNTEN <sub>L</sub>	CNTEN <sub>R</sub>	Counter Enable (Input)	
CNTRPT∟	CNTRPT <sub>R</sub>	Counter Repeat (Input)	
$INT_L$	$INT_R$	Interrupt Flag (Output)	
$ZZ_L$	$ZZ_R$	Sleep Mode Enable (Input)	
	SFEN	Special Function Enable (Input)	
	SF <sub>0-7</sub>	Special Function I/O (Input/Output)	
	M <sub>SEL</sub>	Left Port Mode Select	
$V_{DD}$		Power (1.8V)	
	$V_{SS}$	Ground (0V)	

The device setup shown above features multiplexed address and data signals on both ports.
 For non-multiplexed address and data signal operation on the left port, set pin E7 = Vss.

# Truth Table I - Read/Write and Enable Control (Multiplexed Port)

OE	CLK	CE	UB	LB	R/W	ADS	ZZ	Upper Byte	Lower Byte	Cycle	Address	Mode
Х	1	Н	Х	Х	Х	Х	L	High Z	High Z	Х	Х	Deslected
Х	1	L	Н	Н	Х	Х	L	High Z	High Z	Х	Х	Both bytes deselected
Х	1	L	L	Н	L	L	L			N	$A_N$	Write to Upper Byte
Х	1	Х	Х	Х	L	Н	L	D <sub>IN</sub>	High Z	N+1		
Х	1	L	Н	L	L	L	L			N	A <sub>N</sub>	Write to Lower Byte
Х	1	Х	Х	Х	L	Н	L	High Z	D <sub>IN</sub>	N+1		
Х	1	L	L	L	L	L	L			N	A <sub>N</sub>	Write to Both Bytes
Х	1	Х	Х	Х	L	Н	L	D <sub>IN</sub>	D <sub>IN</sub>	N+1		
Н	1	L	L	Н	Н	L	L			N	$A_N$	Read Upper Byte Only
L	1	Х	Х	Х	Н	Н	L	D <sub>OUT</sub>	High Z	N+2		
Н	1	L	Н	L	Н	L	L			N	A <sub>N</sub>	Read Lower Byte Only
L	1	Х	Х	Х	Н	Н	L	High Z	D <sub>OUT</sub>	N+2		
Н	1	L	L	L	Н	L	L			N	A <sub>N</sub>	Read Both Bytes
L	1	Х	Х	Х	Н	Н	L	D <sub>OUT</sub>	D <sub>OUT</sub>	N+2		
Н	1	L	L	L	Х	Н	L	High Z	High Z	Х	Х	Outputs Disabled
Х	Х	Х	Х	Х	Х	Х	Н	High Z	High Z	Х	Х	Sleep Mode – Power down

# **Truth Table II - Read/Write and Enable Control (Non-Multiplexed Port)**

									=
OE	CLK	CE	UB	LB	R/W	ZZ	Upper Byte I/O	Lower Byte I/O	Mode
Х	1	Н	Х	Х	Х	L	High Z	High Z	Deselected
Х	1	L	Н	Н	Х	L	High Z	High Z	Both Bytes Deselected
X	1	L	L	Н	L	L	D <sub>IN</sub>	High Z	Write To Upper Byte Only
X	1	L	Н	L	L	L	High Z	D <sub>IN</sub>	Write to Lower Byte Only
X	1	L	L	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Write to Both Bytes
L	1	L	L	Н	Н	L	D <sub>out</sub>	High Z	Read Upper Byte Only
L	1	L	Н	L	Н	L	High Z	D <sub>out</sub>	Read Lower Byte Only
L	1	L	L	L	Н	L	D <sub>out</sub>	D <sub>out</sub>	Read Both Bytes
Н	1	L	L	L	Х	L	High Z	High Z	Outputs Disabled
Х	Х	Х	Х	Х	Х	Н	High Z	High Z	Sleep Mode - Power Down

## **Truth Table III - Address Counter Control**

External	Previous	Internal	CLK	ADS	CNTEN	CNTRPT	Mode
Address	Internal	Address					
	Address	Used					
A <sub>n</sub>	X	An	1	L	Χ	Н	External Address Used
Х	An	A <sub>n + 1</sub>	1	Н	L	Н	Counter Enabled – Internal Address
							Generation
X	A <sub>n + 1</sub>	A <sub>n + 1</sub>	1	Н	Н	Н	External Address Blocked – Counter
							Disabled (A <sub>n+1</sub> reused)
Х	X	A <sub>n</sub>	1	Х	Х	L	Counter Reset to Last External Address
							Loaded

# **Recommended Operating Temperature and Supply Voltage**

Grade	Ambient Temperature	GND	VDD
Industrial	-40°C to +85°C	0 V	1.8V +/- 100m V

# **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.9	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	1.2		V <sub>DD</sub> + 0.2	V
VIL	Input Low Voltage	-0.2		0.4	V

# **Absolute Maximum Ratings**

Symbol	Rating	Industrial	Unit
V <sub>DD</sub>	Voltage on Input, Output and	-0.5V to VDD +0.3V	V
	I/O Terminals with Respect to		
	Vss		
VTERM	Terminal Voltage with	-0.5V to +2.9V	V
	Respect to GND		
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
TJN	Junction Temperature	+150	°C
Іоит	DC Output Current	20	mA

# Capacitance

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	9	PF
Соит	Output Capacitance	VOUT = 0V	11	PF

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8V +/- 100mV)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Hul	Input Leakage Current	VIN = Vss to VDD		1	Ua
lltol	Output Leakage Current	$\overline{CE}x = V_{IH} \text{ or } \overline{OE}x = V_{IH} \text{ or }$		1	UA
		Vout = Vss to Vdd			
Vol	Output Low Voltage	IOL = 0.1  m A, VDD = Min		0.2	V
Vон	Output High Voltage	loн = -0.1mA, V DD = Min	V <sub>DD</sub> - 0.2V		V
Volsf	Output Low Voltage	IOL = 4mA, VDD = Min		0.4	V

# Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M<sup>2</sup>I) Dual Port Static RAM Industrial Temperature Rang DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8V +/- 100mV)

Symbol	Parameter	Test Conditions	70P:	9268
			Тур.	Max.
ldd	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL,         Outputs Disabled,         f = fMAX <sup>(1)</sup>	15 mA	25 mA
ISB1	Standby Current (Both Ports – TTL Inputs)	CEL = CER = VIH, Outputs Disabled, $f = f_{MAX}^{(1)}$	2 mA	4 mA
IsB2	Standby Current (One Port – TTL Inputs)	CE"a" = VIL and CE"B" = VIH,         Active Port Outputs Disabled,         f = fMax <sup>(1)</sup>	3 mA	5 mA
Is <sub>B</sub> 3	Full Standby Current (Both Ports CMOS Inputs)	Both Ports Outputs Disabled $\overline{CE}_L$ and $\overline{CE}_R \ge V_{DD} - 0.2V$ , $V_{IN} \ge V_{DD} - 0.2V$ , or $V_{IN} \le 0.2V$ , $f = 0^{(2)}$	2 uA	8 uA
IsB4	Full Standby Current (One Port – CMOS Inputs)	$\overline{\text{CE}}$ "a" $\leq 0.2 \text{V}$ and $\overline{\text{CE}}$ "b" $\geq \text{V}_{DD} - 0.2 \text{V}$ , $\text{V}_{IN} \geq \text{V}_{DD} - 0.2 \text{V}$ or $\text{V}_{IN} \leq 0.2 \text{V}$ , Active Port Outputs Disabled, f = fmax <sup>(1)</sup>	3 mA	5 mA
lzz	Sleep Mode Current	ZZL and $ZZR > VDD - 0.2V$	2 uA	8 uA

### NOTES:

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 1.8V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

## **AC Test Conditions**

Input Pulse Levels	Vss to VDD
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	VDD/2
Output Reference Levels	VDD/2
Output Load	Figure 1

1.8V			
R1	13500Ω		
R2	13500Ω		




Figure 1. AC Output Test Level (5pF for tLz, tHz, twz, tow)

# IDT70P9268L Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M<sup>2</sup>I) Dual Port Static RAM Industrial Temperature AC Electrical Characteristics Over the Operating Temperature Range


(Read and Write Cycle Timing for Multiplexed Port) (VDD = 1.8V +/- 100mV)

			70P9268L		
		Ind. Only			
Symbol	Parameter	Min.	Max.		
t <sub>CYC</sub>	Clock Cycle Time	20			
t <sub>CH</sub>	Clock High Time	8			
t <sub>CL</sub>	Clock Low Time	8			
t <sub>R</sub>	Clock Rise Time		3		
t <sub>F</sub>	Clock Fall Time		3		
t <sub>SA</sub>	Address Setup Time	5			
t <sub>HA</sub>	Address Hold Time	1			
t <sub>sc</sub>	Chip Enable Setup Time	5			
t <sub>HC</sub>	Chip Enable Hold Time	1			
t <sub>SW</sub>	R/W Setup Time	5			
t <sub>HW</sub>	R/W Hold Time	1			
t <sub>SD</sub>	Input Data Setup Time	5			
t <sub>HD</sub>	Input Data Hold Time	1			
t <sub>SAD</sub>	ADS Setup Time	5			
t <sub>HAD</sub>	ADS Hold Time	1			
t <sub>SCN</sub>	CNTEN Setup Time	5	-		
t <sub>HCN</sub>	CNTEN Hold Time	1			
t <sub>SRST</sub>	CNTRST Setup Time	5	-		
t <sub>HRST</sub>	CNTRST Hold Time	1	-		
t <sub>OE</sub>	Output Enable to Data Valid		10		
t <sub>OLZ</sub>	Output Enable to High Z	2	1		
t <sub>OHZ</sub>	Output Enable to Low Z		10		
t <sub>CD</sub>	Clock to Data Valid		12		
t <sub>DC</sub>	Data Output Hold After Clock High	2			
t <sub>CKHZ</sub>	Clock High to Output High Z	2	9		
t <sub>CKLZ</sub>	Clock High to Output Low Z	2			
t <sub>INS</sub>	Interrupt Flag Set Time	12			
t <sub>INR</sub>	Interrupt Flag Reset Time	12			
t <sub>co</sub>	Clock to Clock Offset	5			


# IDT70P9268L Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M<sup>2</sup>I) Dual Port Static RAM Industrial Temperature AC Electrical Characteristics Over the Operating Temperature Range


(Read and Write Cycle Timing for Non-Multiplexed Port) (VDD = 1.8V +/- 100mV)

		70P9268L		
		Ind. (		
Symbol	Parameter	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	20		
t <sub>CH</sub>	Clock High Time	8		
$t_{CL}$	Clock Low Time	8		
t <sub>R</sub>	Clock Rise Time		3	
$t_{F}$	Clock Fall Time		3	
t <sub>SA</sub>	Address Setup Time	5		
t <sub>HA</sub>	Address Hold Time	1		
t <sub>SC</sub>	Chip Enable Setup Time	5		
t <sub>HC</sub>	Chip Enable Hold Time	1		
t <sub>SW</sub>	R/W Setup Time	5		
$t_{HW}$	R/W Hold Time	1		
t <sub>SD</sub>	Input Data Setup Time	5		
$t_{HD}$	Input Data Hold Time	1		
t <sub>SAD</sub>	ADS Setup Time	5		
t <sub>HAD</sub>	ADS Hold Time	1		
t <sub>SCN</sub>	CNTEN Setup Time	5		
t <sub>HCN</sub>	CNTEN Hold Time	1		
t <sub>SRST</sub>	CNTRST Setup Time	5		
t <sub>HRST</sub>	CNTRST Hold Time	1		
$t_{OLZ}$	Output Enable to Low Z	2		
t <sub>OHZ</sub>	Output Enable to High Z		10	
t <sub>CD</sub>	Clock to Data Valid		12	
t <sub>DC</sub>	Data Output Hold After Clock High	2		
t <sub>CKHZ</sub>	Clock High to Output High Z	2	10	
t <sub>CKLZ</sub>	Clock High to Output Low Z	2		
t <sub>INS</sub>	Interrupt Flag Set Time	12		
t <sub>INR</sub>	Interrupt Flag Reset Time	12		
t <sub>CO</sub>	Clock to Clock Offset	5		




# **Timing Waveform for Mux'd Port Burst Read Cycle**






# **Timing Waveform for Mux'd Port Burst Write Cycle**



# Timing Waveform of Mux'd Port Write to Non-Mux'd Port Read





CE, UB/LBn = VIL; CNTEN and REPEAT = VIH.

OE = VIL for Port, which is being read from. OE = VIH for Mux'd Port, which is being written to.

If tco ≤ minimum specified, then data from Non-Mux'd Port read is not valid until following Non-Mux'd Port clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from Non-Mux'd Port read is available on first Non-Mux'd Port clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2). + tCD2).

# IDT70P9268L Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M²I) Dual Port Static RAM Indust Timing Waveform of Non-Mux'd Port Write to Mux'd Port Read






- 1. Output  $\overline{\text{UB/LB}}$  state (High, Low, or High-impedance) is determined by the previous cycle control signals.

  2.  $\overline{\text{CE}}$  and  $\overline{\text{ADS}}$  = VIL; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}}$  = VIH. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.


  4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M<sup>2</sup>I) Dual Port Static RAM Industrial Temperature Range Timing Waveform of Non-Mux'd Port Read-to-Write-to-Read (OE Controlled)



- Output UB/LB state (High, Low, or High-impedance) is determined by the previous cycle control signals.
   DE and ADS = VIL; CE1, CNTEN, and REPEAT = VIH. "NOP" is "No Operation".
   Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

# IDT70P9268L Very Low Power 16K x 16 Synchronous Mobile Multimedia Interface (M<sup>2</sup>I) Dual Port Static RAM Industrial Toming Waveform of Non-Mux'd Port Write with Counter Advance



NOTES:


1. <u>CE</u>, <u>UB/LB</u>, and R/W = V<sub>IL</sub>; CE1 and REPEAT = V<sub>IH</sub>.

2. <u>CE</u>, <u>UB/LB</u> = V<sub>IL</sub>.

3. <u>The "Internal Address" is equal to the "External Address" when ADS = V<sub>IL</sub> and equals the counter output when ADS = V<sub>IH</sub>.

4. <u>CNTEN</u> = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this</u>

# Timing Waveform of Non-Mux'd Port Operation with Counter Repeat



### NOTES:


1.  $\overline{CE}$ ,  $\overline{UB}/\overline{LB}$  = VIL.


3. No dead cycle exists during CNTRPT operation. A READ or WRITE cycle may be coincidental with the counter CNTRPT cycle: Address loaded by last valid ADS load will be accessed.

4. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this


<sup>2.</sup> The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIH$ .

cycle.






# **Timing Waveform - Entering Sleep Mode**



# **Timing Waveform - Exiting Sleep Mode**



# **Functional Description**

The 70P9268L provides a true synchronous multiplexed and non-multiplexed Dual-Port Static RAM interface. Registered inputs provide minimal setup and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. Counter enable and counter repeat inputs are provided to facilitate burst reads and writes to the memory.

## **Synchronous Interrupts**

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as  $CER = R/\overline{W}R = VIL$ . The left port clears the interrupt through access of address location 3FFE when CEL = VIL,  $R/\overline{W}L = VIH$ . Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address, locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory.

## Truth Table IV - Interrupt Flag

Left Port				Right Port				Function		
CLK∟	R/W ∟	CE∟	$ADD_L$	INT∟	CLKR	R/W <sub>R</sub>	CER	$ADD_R$	INTR	
<b>1</b>	L	L	3FFF	Χ	<b>1</b>	X	Χ	X	L	Set Right INTR Flag
<b>1</b>	Х	Χ	X	Х	<b>1</b>	Н	L	3FFF	Н	Reset Right INTR Flag
<b>1</b>	Х	Χ	X	L	<b>1</b>	L	L	3FFE	Х	Set Left INTL Flag
<b>1</b>	Н	L	3FFE	Н	<b>1</b>	X	Χ	X	Χ	Reset Left INTL Flag

## **Advanced Input Read and Output Drive Registers**

The IDT70P9268L is equipped with 8 Special Function (SFx) pins that can be programmed to function as either Input Read Register (IRR) or Output Drive Register (ODR) pins. IRR pins allow the user to capture the status of external binary state devices and report that status to a processor, ASIC, FPGA, etc. via a standard read access from either port. ODR pins allow the user to monitor and control the state of external binary state devices via standard reads and writes from either port. The functionality of the SF pins are determined by the status of the Pin Direction Register (PDR). Refer to Truth Table V for information on programming the PDR and operating the special function pins.

# **Truth Table V - Input Read and Output Drive Registers**

SFEN	ADDR	R/W	I/O0 – I/O7	I/O8	I/O9 – I/O15	Function
L	0	L	Note 1	Н	X	Program Pin Direction Register
L	0	Н	Note 2	Note 3	Note 3	Reading the status of SFn and PDRn
L	0	L	Note 4	L	X	Write to Output Drive Register

### NOTES:

- 1. If I/On = H, SFn is programmed as an output and I/On will be used to read and write to this ODR location during subsequent transactions when I/O8 = L. If I/On= L, SFn is programmed as an input and I/On will be used to read this IRR location during subsequent reads where I/O8 = L.
- 2. For n = 0-7. If PDRn = 0, I/On = IRRn (the registered value of SFn). If PDRn = 1, I/On = ODRn (the value last written to ODRn).
- 3. For n = 8-15, I/On = PDRn-8.
- 4. For I/Oo I/O7, the value written to I/On will be input to each ODRn location (where PDRn = 1) with a "1" corresponding to "on" and a "0" corresponding to "off".

## Special Function I/O Operation

I/O	Function
0 – 7	With SFEN = L, I/O8 = H, the value written to address 0 on I/On will determine the
	status of PDRn (1 = output, 0 = input). With SFEN = L, I/O8 = L, the value written to
	address 0 on I/On will be input to the corresponding ODRn location (1 = on, 0 = off).
8	With SFEN = L, writing a "0" to address 0 on this I/O causes the values of I/O $_0$ – I/O $_7$ to be input to their corresponding ODR locations. With SFEN = L, writing a "1" to address 0 on this I/O causes the values of I/O $_0$ – I/O $_7$ to be input to their corresponding PDR locations, which in turn determine whether SF $_0$ – SF $_7$ are individually programmed to be inputs (IRR) or outputs (ODR).
9 – 15	With SFEN = L, reads to address 0 will output the status of the PDR, where I/On =
	PDRn-8

The PDR determines whether the SFx pins will operate as IRR or ODR. The PDR is programmed by writing to address x0000 with SFEN = VIL and II/O8 = H. Writing a "0" to II/Ox will set SFx to be an IRR pin. Writing a "1" to II/Ox will set SFx to be an ODR pin.

The status of the Special Function pins and the PDR can be read as a standard memory access to address x0000 from either port and the data is output via the standard I/Os (Truth Table V). During Special Function reads I/O0 - I/O7 output the status of the Special Function pins with I/On corresponding to SFn. I/O8 - I/O15 outputs the status of the Pin Direction Register with I/On = PDRn-8.

For SF pins set to ODR operation, the status of these pins is determined by using standard write accesses from either port to address x0000 with SFEN = VIL and I/O8 = L. A written "1" will correspond to "on" for the connected binary state device and a written "0" will correspond to "off".


## **Sleep Mode**

The IDT70P9268 is equipped with an optional sleep or low-power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ-pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZx = VIH) and three cycles after de-asserting ZZ (ZZx = VIL), the device must be disabled via the chip enable pins. If a write or a read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode ( $R/\overline{W}x = VIH$ ) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (Izz). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

# **Ordering Information**



### **Advanced Datasheet: Definition**

"ADVANCED" datasheets contain descriptions for products that are in early release. "Advanced" datasheets are informational only. Advanced specifications are subject to change without notice.

# **Revision History**

02/06/07: Initial Release



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.